An integrated approach to design of processor arrays with a systolic organization of calculations

被引：0

|

作者：

Elfimova, L.D.

Kapitonova, Yu.V.

机构：

来源：

Kibernetika i Sistemnyj Analiz | 2002年 / 06期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

收藏

页码：3 / 15

相关论文

共 50 条

[41] BIT-SERIAL CORDIC DFT COMPUTATION WITH MULTIDIMENSIONAL SYSTOLIC PROCESSOR ARRAYS
JONES, KJ
IEEE JOURNAL OF OCEANIC ENGINEERING, 1993, 18 (04) : 508 - 519
[42] ISSUES IN THE DESIGN OF AN INTEGRATED ARRAY PROCESSOR
CULLER, G
COMPUTER NETWORKS AND ISDN SYSTEMS, 1982, 6 (03): : 229 - 229
[43] Fast processor for 3-D device simulation using systolic arrays
Naritomi, Takashi, 1600, (22):
[44] Spatial systolic arrays design for predictable nanotechnologies
Yanushkevich, S. N.
JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2007, 4 (03) : 467 - 481
[45] Integrated approach to optimization of an ultrasonic processor
Moholkar, VS
Warmoeskerken, MMCG
AICHE JOURNAL, 2003, 49 (11) : 2918 - 2932
[46] APPROACH FOR IMPLEMENTING FAULT TOLERANT SYSTOLIC ARRAYS
LALA, PK
INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 66 (03) : 349 - 354
[47] An Approach for Teaching Processor Design
Kostadinov, Nikolay
Bencheva, Nina
2018 28TH EAEEIE ANNUAL CONFERENCE (EAEEIE), 2018,
[48] THE DESIGN OF A SYMBIOTIC SCALAR-SYSTOLIC ARRAY PROCESSOR SSSAP
ROSTAMPOUR, AR
SOLTIS, D
1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1392 - 1395
[49] CALCULATIONS OF HIGH DEPENDABILITY ON FLOWING SYSTOLIC ARRAYS FOR TWO MATRIX MULTIPLICATION
Randjelovic, Dragan M.
DISCRETE MATHEMATICS ALGORITHMS AND APPLICATIONS, 2011, 3 (01) : 77 - 86
[50] Design space exploration for massively parallel processor arrays
Hannig, F
Teich, J
PARALLEL COMPUTING TECHNOLOGIES, 2001, 2127 : 51 - 65

← 1 2 3 4 5 →