共 50 条
- [32] Determination of an optimal processor allocation in the design of massively parallel processor arrays ICA(3)PP 97 - 1997 3RD INTERNATIONAL CONFERENCE ON ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, 1997, : 309 - 322
- [33] Efficient SoC design with homogeneous processor arrays CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 91 - 97
- [36] A genetic approach for the reconfiguration of degradable processor arrays DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 63 - 71
- [39] Multithreaded systolic computation: A novel approach to performance enhancement of systolic arrays Sernec, R., 2001, Electrotechnical Society of Slovenia (68): : 2 - 3