An integrated approach to design of processor arrays with a systolic organization of calculations

被引：0
|
作者：
Elfimova, L.D.
Kapitonova, Yu.V.
机构：
来源：
Kibernetika i Sistemnyj Analiz | 2002年 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：3 / 15
相关论文
共 50 条
  • [1] An Integrated Approach to the Design of Processor Arrays with Systolic Organization of Computations
    L. D. Elfimova
    Yu. V. Kapitonova
    Cybernetics and Systems Analysis, 2002, 38 (6) : 797 - 807
  • [2] Approach to organization of the multistage scheme of systolic calculations
    Timchenko, L.I.
    Martyniuk, T.B.
    Zagoruyko, L.V.
    Engineering Simulation, 1999, 16 (05): : 581 - 590
  • [3] Processor clustering for the design of optimal fixed-size systolic arrays
    Bu, Jichun
    Deprettere, Ed F.
    International Workshop on Algorithms and Parallel VLSI Architectures, 1991,
  • [4] SYNTHESIS OF SYSTOLIC ALGORITHMS AND PROCESSOR ARRAYS
    TURKEDJIEV, NP
    LECTURE NOTES IN COMPUTER SCIENCE, 1986, 237 : 165 - 172
  • [5] Multithreading in systolic/SIMD DSP processor arrays
    Sernec, R
    Zajc, M
    Tasic, JF
    MELECON '98 - 9TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1 AND 2, 1998, : 663 - 667
  • [6] An integrated laboratory for processor organization, compiler design, and computer networking
    Abe, K
    Tateoka, T
    Suzuki, M
    Maeda, Y
    Kono, K
    Watanabe, T
    IEEE TRANSACTIONS ON EDUCATION, 2004, 47 (03) : 311 - 320
  • [7] ON THE DESIGN OF SYSTOLIC ARRAYS
    DJIDJEV, HN
    DOKLADI NA BOLGARSKATA AKADEMIYA NA NAUKITE, 1986, 39 (11): : 29 - 32
  • [8] Integrated MAC-based Systolic Arrays: Design and Performance Evaluation
    Devi, Dantu Nandini
    Kumar, Gandi Ajay
    Gowda, Bindu
    Rao, Madhav
    PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024, 2024, : 292 - 295
  • [9] Determination of processor allocation in the design of processor arrays
    Fimmel, D
    Merker, R
    MICROPROCESSORS AND MICROSYSTEMS, 1998, 22 (3-4) : 149 - 155
  • [10] Determination of processor allocation in the design of processor arrays
    Dresden Univ of Technology, Dresden, Germany
    Microprocessors Microsyst, 3-4 (149-155):
12345