Redundant via insertion with cut optimization for self-aligned double patterning

被引：0
|
作者：
Song, Youngsoo [1 ,2 ]
Jung, Jinwook [1 ]
Shin, Youngsoo [1 ]
机构：
[1] School of Electrical Engineering, KAIST, Daejeon,34141, Korea, Republic of
[2] Samsung Electronics, Hwasung,18448, Korea, Republic of
来源：
Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI | 2017年 / Part F127756卷
关键词：
Compilation and indexing terms; Copyright 2024 Elsevier Inc;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
1-d gridded designs - Candidate positions - Design rules - Metal layer - Optimization problems - Redundant via - Redundant via insertion - Self-aligned double patterning
引用
收藏
页码：137 / 142
相关论文
共 50 条
  • [21] Cut Mask Optimization With Wire Planning in Self-Aligned Multiple Patterning Full-Chip Routing
    Fang, Shao-Yun
    Wu, Kuo-Hao
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (02) : 581 - 593
  • [22] Self-aligned blocking integration demonstration for critical sub-30-nm pitch Mx level patterning with EUV self-aligned double patterning
    Raley, Angelique
    Lee, Joe
    Smith, Jeffrey T.
    Sun, Xinghua
    Farrell, Richard A.
    Shearer, Jeffrey
    Xu, Yongan
    Ko, Akiteru
    Metz, Andrew W.
    Biolsi, Peter
    Devilliers, Anton
    Arnold, John
    Felix, Nelson
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2019, 18 (01):
  • [23] Self-Aligned Blocking Integration Demonstration for Critical sub 30nm pitch Mx Level Patterning with EUV self-aligned double patterning
    Raley, Angelique
    Lee, Joe
    Smith, Jeffrey T.
    Sun, Xinghua
    Farrell, Richard A.
    Shearer, Jeffrey
    Xu, Yongan
    Ko, Akiteru
    Metz, Andrew W.
    Biolsi, Peter
    Devilliers, Anton
    Arnold, John
    Felix, Nelson
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING VII, 2018, 10589
  • [24] Litho-Friendly Decomposition Method for Self-Aligned Double Patterning
    Mirsaeedi, Minoo
    Torres, Andres J.
    Anis, Mohab H.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (08) : 1469 - 1480
  • [25] Recessive Self-aligned Double Patterning with Gap-Fill Technology
    Chen, Yijian
    Xu, Xumou
    Chen, Yongmei
    Miao, Liyan
    Chen, Hao
    Blanco, Pokhui
    Ngai, Chris S.
    OPTICAL MICROLITHOGRAPHY XXIV, 2011, 7973
  • [26] A Self-aligned Double Patterning Technology Using TiN as the Sidewall Spacer
    Chiu, Yuan-Chieh
    Yu, Shu-Sheng
    Hsu, Fang-Hao
    Lee, Hong-Ji
    Lian, Nan-Tzu
    Yang, Tahone
    Chen, Kuang-Chao
    Lu, Chih-Yuan
    2012 23RD ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2012, : 332 - 335
  • [27] Hot Spot Detection for Indecomposable Self-Aligned Double Patterning Layout
    Zhang, Hongbo
    Du, Yuelin
    Wong, Martin D. F.
    Topaloglu, Rasit O.
    PHOTOMASK TECHNOLOGY 2011, 2011, 8166
  • [28] Self-Aligned Double and Quadruple Patterning Aware Grid Routing Methods
    Kodama, Chikaaki
    Ichikawa, Hirotaka
    Nakayama, Koichi
    Nakajima, Fumiharu
    Nojima, Shigeki
    Kotani, Toshiya
    Ihara, Takeshi
    Takahashi, Atsushi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (05) : 753 - 765
  • [29] Redundant Via Insertion in SADP Process with Cut Merging and Optimization
    Song, Youngsoo
    Jung, Jinwook
    Shin, Youngsoo
    2017 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2017, : 141 - +
  • [30] Self-Aligned Double Patterning Aware Pin Access and Standard Cell Layout Co-Optimization
    Xu, Xiaoqing
    Cline, Brian
    Yeric, Greg
    Yu, Bei
    Pan, David Z.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (05) : 699 - 712
12345