A-102-dBm Sensitivity Multichannel Heterodyne Wake-Up Receiver With Integrated ADPLL

被引：0

作者：

Zhang, Linsheng ^{[1
,3
]}

Duvvuri, Divya ^{[2
,3
]}

Bhattacharya, Suprio ^{[3
]}

Dissanayake, Anjana ^{[4
]}

Liu, Xinjian ^{[3
]}

Bishop, Henry L. ^{[5
]}

Zhang, Yaobin ^{[3
]}

Blalock, Travis N. ^{[3
]}

Calhoun, Benton H. ^{[3
]}

Bowers, Steven M. ^{[3
]}

机构：

[1] NXP USA Inc, San Jose, CA 95134 USA

[2] Silicon Labs, Austin, TX 78701 USA

[3] Univ Virginia, Dept Elect & Comp Engn, Charlottesville, VA 22904 USA

[4] CSEM SA, CH-2000 Neuchatel, Switzerland

[5] Amazon com Inc, Redmond, WA 98052 USA

来源：

IEEE OPEN JOURNAL OF THE SOLID-STATE CIRCUITS SOCIETY | 2024年 / 4卷

关键词：

All-digital phase-locked loop (ADPLL); Internet of Things (IoT); low power; receivers; wake-up radios; wake-up receiver (WuRx); PATH; PLL;

D O I：

10.1109/OJSSCS.2024.3387388

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This article presents a binary frequency-shift keying (BFSK) heterodyne wake-up receiver (WuRx) with -102-dBm sensitivity at 2.4 GHz. An integrated low-power all-digital phase-locked loop (ADPLL) allows sharp filtering at the intermediate frequency (IF) to improve sensitivity and interference robustness. The WuRx achieves an average current consumption of 2.2-171 mu A range at 16 s to 0.1-s latency with the packet-level-duty-cycling scheme. In addition, it supports up to 60 channels from 2.300 to 2.536 GHz. A signal-to-interference ratio (SIR) of -27/-30/-46 dB is achieved at 3/5/25-MHz offset from the carrier.

引用

页码：43 / 56

页数：14

共 50 条

[41] An Integrated 2.4GHz-91.5dBm-Sensitivity Within-Packet Duty-Cycled Wake-Up Receiver Achieving 2μW at 100ms Latency
Bishop, Henry L.
Dissanayake, Anjana
Bowers, Steven M.
Calhoun, Benton H.
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 310 - +
[42] A fully integrated CMOS super-regenerative wake-up receiver for EEG applications
毛怿奇
高同强
许晓冬
杨海钢
蔡新霞
Journal of Semiconductors, 2016, 37 (09) : 86 - 91
[43] A fully integrated CMOS super-regenerative wake-up receiver for EEG applications
Mao Yiqi
Gao Tongqiang
Xu Xiaodong
Yang Haigang
Cai Xinxia
JOURNAL OF SEMICONDUCTORS, 2016, 37 (09)
[44] An Ultra-Low Power, Fully Integrated Wake-Up Receiver and Digital Baseband with All-Digital Impairment Correction and-92.4dBm Sensitivity for 802.11ba
Dorrance, Richard
Liu, Renzhi
Beevi, Asma K. T.
Dasalukunte, Deepak
Lopez, Mario A. Santana
Kristem, Vinod
Azizi, Shahrnaz
Carlton, Brent
2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C80 - C81
[45] A 55 μ W 2.4 GHz wake-up receiver with offset-based peak detection achieving-90dBm sensitivity for IoT applications
Zhao, Yan
Chen, Chao
Jun, Yang
MICROELECTRONICS JOURNAL, 2024, 145
[46] A 28μW Sub-Sampling Based Wake-Up Receiver with-70dBm Sensitivity for 915MHz ISM Band Applications
Moazzeni, Shahaboddin
Cowan, Glenn E. R.
Sawan, Mohamad
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2797 - 2800
[47] A 7-μW 2.4-GHz Wake-Up Receiver with-80 dBm Sensitivity and High Co-Channel Interferer Tolerance
Milosiu, Heinrich
Oehler, Frank
Eppel, Markus
Fruehsorger, Dieter
Thoenes, Thomas
2015 IEEE TOPICAL CONFERENCE ON WIRELESS SENSORS AND SENSOR NETWORKS (WISNET), 2015, : 35 - 37
[48] NB-IoT Power-Saving Analysis with Wake-Up Signal and Wake-Up Receiver Implementation
Huang, Kuo-Ken
Luna, Ricardo
Wentzloff, David D.
Rathonyi, Bela
Wang, Y. -P. Eric
Chen, Jason
Korhonen, Jouni
Tiri, Hanna-Liisa
2024 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS WORKSHOPS, ICC WORKSHOPS 2024, 2024, : 1121 - 1126
[49] A Wake-up Receiver Sensor Node Model for WSNs
Almana'seh, Momen
Khalifeh, Ala'
Ghraybeh, Ammar
2021 3RD IEEE MIDDLE EAST AND NORTH AFRICA COMMUNICATIONS CONFERENCE (MENACOMM), 2021, : 158 - 163
[50] Nanoscale spin-wave wake-up receiver
Wang, Q.
Braecher, T.
Mohseni, M.
Hillebrands, B.
Vasyuchka, V. I.
Chumak, A. V.
Pirro, P.
APPLIED PHYSICS LETTERS, 2019, 115 (09)

← 1 2 3 4 5 →