Queuing Ports for Mesh Based Many-Core Processors

被引:1
|
作者
Villaescusa D.G. [1 ]
Rivas M.A. [1 ]
Harbour M.G. [1 ]
机构
[1] University of Cantabria, Avenida de los Castros S/N, Santander
来源
Ada User Journal | 2021年 / 42卷 / 3-4期
关键词
epiphany; M2OS; many-core; queuing-port; task synchronization;
D O I
10.1145/3530801.3530804
中图分类号
O211 [概率论(几率论、或然率论)];
学科分类号
摘要
This paper presents the implementation of Queuing Ports, a blocking communication protocol developed for many-core architectures that perform a synchronized communication between cores without the need of polling. This implementation has been performed on M2OS-mc, a Real-Time Operating System (RTOS) that has already been tested in the Epiphany processor. The extension presented is based on the ARINC-653’s Queuing Port communication primitive and gives an alternative to the implementation based in the ARINC-653’s Sampling Port communication primitive previously developed.1. © 2021, Ada-Europe. All rights reserved.
引用
收藏
页码:189 / 192
页数:3
相关论文
共 50 条
  • [41] Greening of Many-Core Processors in Network-Optimized Computing
    Inoue, Hiroaki
    Ishizaka, Kazuhisa
    Sakai, Junji
    2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,
  • [42] Hardware Acceleration of Online Error Detection in Many-Core Processors
    Kamran, Arezoo
    Navabi, Zainalabedin
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2015, 38 (02): : 143 - 153
  • [43] PARALLEL SIMULATION OF MANY-CORE PROCESSORS: INTEGRATION OF RESEARCH AND EDUCATION
    Moreshet, Tali
    Vishkin, Uzi
    Keceli, Fuat
    2012 ASEE ANNUAL CONFERENCE, 2012,
  • [44] Scaling and optimizing the Gysela code on a cluster of many-core processors
    Latu, Guillaume
    Asahi, Yuuichi
    Bigot, Julien
    Feher, Tamas
    Grandgirard, Virginie
    2018 30TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2018), 2018, : 466 - 473
  • [45] Adapting The Hyper-Ring Interconnect for Many-Core Processors
    Sibai, Fadi N.
    PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS, 2008, : 649 - 654
  • [46] Performance analysis of network-on-chip in many-core processors
    Bhaskar, A. Vijaya
    Venkatesh, T. G.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2021, 147 : 196 - 208
  • [47] Optimization of scan algorithms on multi- and many-core processors
    Sun, Qiao
    Yang, Chao
    2014 21st International Conference on High Performance Computing, HiPC 2014, 2014,
  • [48] Vectorizing unstructured mesh computations for many-core architectures
    Reguly, Istvan Z.
    Laszlo, Endre
    Mudalige, Gihan R.
    Giles, Mike B.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2016, 28 (02): : 557 - 577
  • [49] Scaling the Performance of Network Intrusion Detection with Many-core Processors
    Nam, Jaehyun
    Jamshed, Muhammad
    Choi, Byungkwon
    Han, Dongsu
    Park, KyoungSoo
    ELEVENTH 2015 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS, 2015, : 191 - 192
  • [50] Optimization of the Load Balancing Policy for Tiled Many-Core Processors
    Liu, Ye
    Kato, Shinpei
    Edahiro, Masato
    IEEE ACCESS, 2019, 7 : 10176 - 10188