A hierarchical genetic algorithm for hardware software co-synthesis with a stochastic approach

被引：0
|
作者：
Chakraverty, S. [1 ]
Ravikumar, C.P. [2 ,4 ]
Choudhuri, D. Roy [3 ]
机构：
[1] Netaji Subhas Inst. of Technology, Dwarka, Sector 3, Pappankalan, New Delhi 110 045, India
[2] Texas Instruments India, Wind Tunnel Road, Murugeshpalya, Bangalore 560 017, India
[3] Delhi College of Engineering, New Campus, Bawana Road, Delhi 110 042, India
[4] Department of Electrical Engineering, IIT, Delhi, India
来源：
| 2002年 / Inst. of Electronics and Telecommunication Engineers卷 / 48期
关键词：
Hierarchical genetic algorithm - Stochastic scheduling - Task precedence graph;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Architectural co-synthesis algorithm for distributed, embedded computing systems
    Princeton Univ, Princeton, United States
    IEEE Trans Very Large Scale Integr VLSI Syst, 2 (218-229):
  • [42] An architectural co-synthesis algorithm for distributed, embedded computing systems
    Wolf, WH
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (02) : 218 - 229
  • [43] Hardware-software co-synthesis of low power real-time distributed embedded systems with dynamically reconfligurable FPGAs
    Shang, L
    Jha, NK
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 345 - 352
  • [44] A Hybrid Genetic Algorithm for Hardware-Software Synthesis of Heterogeneous Parallel Embedded Systems
    Drabowski, Mieczyslaw
    Kielkowicz, Kazimierz
    INFORMATION SYSTEMS ARCHITECTURE AND TECHNOLOGY, PT II, 2018, 656 : 331 - 343
  • [45] System level software/hardware partitioning by genetic algorithm
    Zheng, Yun
    Huang, Guoyong
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2002, 14 (08): : 731 - 734
  • [46] Hardware/Software Co-design Approach for a DCT-Based Watermarking Algorithm
    Morita, Y.
    Ayeh, E.
    Adamo, O. B.
    Guturu, P.
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 683 - 686
  • [47] CASPER: Concurrent hardware-software co-synthesis of hard real-time aperiodic and periodic specifications of embedded system architectures
    Dave, BP
    Jha, NK
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 118 - 124
  • [48] A genetic algorithm based approach for multi-objective hardware/software co-optimization (vol 10, pg 36, 2016)
    Banerjee, Tania
    Gadou, Mohamed
    Ranka, Sanjay
    SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2016, 12 : 55 - 55
  • [49] SOFTWARE PIPELINING - A GENETIC ALGORITHM APPROACH
    ALLAN, VH
    ONEILL, MR
    PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 1994, 50 : 311 - 314
  • [50] A hybrid genetic algorithm for constrained hardware-software partitioning
    Mudry, Pierre-Andre
    Zufferey, Guillaume
    Tempesti, Gianluca
    PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 3 - 3
12345