A hierarchical genetic algorithm for hardware software co-synthesis with a stochastic approach

被引:0
|
作者
Chakraverty, S. [1 ]
Ravikumar, C.P. [2 ,4 ]
Choudhuri, D. Roy [3 ]
机构
[1] Netaji Subhas Inst. of Technology, Dwarka, Sector 3, Pappankalan, New Delhi 110 045, India
[2] Texas Instruments India, Wind Tunnel Road, Murugeshpalya, Bangalore 560 017, India
[3] Delhi College of Engineering, New Campus, Bawana Road, Delhi 110 042, India
[4] Department of Electrical Engineering, IIT, Delhi, India
关键词
Hierarchical genetic algorithm - Stochastic scheduling - Task precedence graph;
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [31] Hierarchical hardware/software co-design
    Niculiu, T
    Burileanu, D
    Manolescu, A
    Becker, J
    Glesner, M
    SIMULATION IN INDUSTRY'99: 11TH EUROPEAN SIMULATION SYMPOSIUM 1999, 1999, : 697 - 699
  • [32] COFTA: Hardware-software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance
    Dave, BP
    Jha, NK
    IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (04) : 417 - 441
  • [33] CRUSADE: Hardware/software co-synthesis of dynamically reconfigurable heterogeneous real-time distributed embedded systems
    Dave, BP
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 97 - 104
  • [34] Hardware/Software Partitioning Algorithm Based on Genetic Algorithm
    Li, Guoshuai
    Feng, Jinfu
    Hu, Junhua
    Wang, Cong
    Qi, Duo
    JOURNAL OF COMPUTERS, 2014, 9 (06) : 1309 - 1315
  • [35] NOC-based Embedded Systems Co-synthesis - Developmental Genetic Programming Approach
    Dorota, Dariusz
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2013, 13 (11): : 18 - 27
  • [36] Hardware-software co-synthesis of partially re-configurable embedded systems optimized for reduced power consumption
    Levman, J
    Khan, G
    Afrezaie, J
    Raahemifar, K
    CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 1835 - 1840
  • [37] COFTA: Hardware-software co-synthesis of heterogeneous distributed embedded system architectures for low overhead fault tolerance
    Dave, BP
    Jha, NK
    TWENTY-SEVENTH ANNUAL INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, DIGEST OF PAPERS, 1997, : 339 - 348
  • [38] Hardware software partitioning using genetic algorithm
    Saha, D
    Mitra, RS
    Basu, A
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 155 - 160
  • [39] Integrated hardware-software co-synthesis and high-level synthesis for design of embedded systems under power and latency constraints
    Doboli, A
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 612 - 619
  • [40] A co-synthesis approach based on symbolic reachability analysis
    do Nascimento, FAM
    Rosenstiel, W
    XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 112 - 115