Bit plane-parallel coder for EBCOT and its VLSI architecture

被引：0
|
作者：
Liu, Kai [1 ,2 ]
Wu, Cheng-Ke [1 ]
Li, Yun-Song [1 ]
Zhuang, Huai-Yu [1 ]
机构：
[1] Lab. of Integrated Service Networks, Xidian Univ., Xi'an 710071, China
[2] Sch. of Comp., Xidian Univ., Xi'an 710071, China
来源：
Jisuanji Xuebao/Chinese Journal of Computers | 2004年 / 27卷 / 07期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
11
引用
收藏
页码：928 / 935
相关论文
共 50 条
  • [31] Unit planes of a plane-parallel plate
    Kavanagh, AJ
    JOURNAL OF THE OPTICAL SOCIETY OF AMERICA, 1941, 31 (09) : 602 - 603
  • [32] Cooling of a plane-parallel disperse layer
    Ivanov, A.P.
    Vitkin, E.I.
    Inzhenerno-Fizicheskii Zhurnal, 2002, 75 (01): : 122 - 127
  • [33] Thermodynamics of plane-parallel liquid films
    Valery, G
    COLLOIDS AND SURFACES A-PHYSICOCHEMICAL AND ENGINEERING ASPECTS, 1998, 142 (2-3) : 135 - 153
  • [34] TURBID MEDIA WITH PLANE-PARALLEL SURFACES
    KOTTLER, F
    JOURNAL OF THE OPTICAL SOCIETY OF AMERICA, 1960, 50 (05) : 483 - 490
  • [35] Optimal 2 sub-bank memory architecture for bit plane coder of JPEG2000
    Gupta, AK
    Nooshabadi, S
    Taubman, D
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4373 - 4376
  • [36] A high-performance memory-efficient architecture of the bit-plane coder in JPEG 2000
    Pastuszak, G
    2005 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), VOLS 1 AND 2, 2005, : 225 - 228
  • [37] A parallel algorithm to construct Voronoi diagram and its VLSI architecture
    Sudha, N
    Nandi, S
    Sridharan, K
    ICRA '99: IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, VOLS 1-4, PROCEEDINGS, 1999, : 1683 - 1688
  • [38] Universal VLSI architecture for bit-parallel computation in GF(2m)
    Lin, CC
    Chang, FK
    Chang, HC
    Lee, CY
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 125 - 128
  • [39] Statistically optimized VLSI architecture for buffer for EBCOT in JPEG2000 encoder
    Gupta, AK
    Nooshabadi, S
    Montiel-Nelson, J
    VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 185 - 192
  • [40] VLSI architecture of EBCOT Tier-2 encoder for JPEG2000
    Liu, L
    Wang, ZH
    Chen, N
    Zhang, L
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 225 - 228
12345