Bit plane-parallel coder for EBCOT and its VLSI architecture

被引：0
|
作者：
Liu, Kai [1 ,2 ]
Wu, Cheng-Ke [1 ]
Li, Yun-Song [1 ]
Zhuang, Huai-Yu [1 ]
机构：
[1] Lab. of Integrated Service Networks, Xidian Univ., Xi'an 710071, China
[2] Sch. of Comp., Xidian Univ., Xi'an 710071, China
来源：
Jisuanji Xuebao/Chinese Journal of Computers | 2004年 / 27卷 / 07期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
11
引用
收藏
页码：928 / 935
相关论文
共 50 条
  • [1] A separate parallel MQ coder and its VLSI architecture
    Wang, Qian
    Lv, Dongqiang
    Gaojishu Tongxin/Chinese High Technology Letters, 2009, 19 (03): : 247 - 252
  • [2] Concurrent symbol processing capable VLSI architecture for bit plane coder of JPEG2000
    Gupta, AK
    Nooshabadi, S
    Taubman, D
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2005, E88D (08): : 1878 - 1884
  • [3] Efficient hardware architecture for EBCOT in JPEG 2000 using a feedback loop from the rate controller to the bit-plane coder
    Pastuszak, G
    IMAGE ANALYSIS AND PROCESSING - ICIAP 2005, PROCEEDINGS, 2005, 3617 : 604 - 611
  • [4] An Efficient VLSI Architecture of Parallel Bit Plane Encoder Based on CCSDS IDC
    Lu, Yi
    Lei, Jie
    Li, Yunsong
    2012 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2012,
  • [5] Efficient VLSI implementation of bit plane coder of JPEG2000
    Andra, K
    Acharya, T
    Chakrabarti, C
    APPLICATIONS OF DIGITAL IMAGE PROCESSING XXIV, 2001, 4472 : 246 - 257
  • [6] Concurrent bit-plane coding architecture for EBCOT in JPEG2000
    Chiang, Jen-Shiun
    Hsieh, Chang-Yo
    Liu, Jin-Chan
    Chien, Cheng-Chih
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4595 - +
  • [7] High performance EBCOT algorithm and VLSI architecture
    Liu K.
    Li Y.-S.
    Guo J.
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2010, 37 (04): : 587 - 593
  • [8] An Efficient Adaptive Binary Range Coder and Its VLSI Architecture
    Belyaev, Evgeny
    Liu, Kai
    Gabbouj, Moncef
    Li, YunSong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2015, 25 (08) : 1435 - 1446
  • [9] Design and verification of a JPEG2000 VLSI architecture of bit plane coder using 2-branch coding path
    Liu, Wensong
    Zhu, En
    Wang, Jian
    Sun, Lei
    Lin, Ye
    Gaojishu Tongxin/Chinese High Technology Letters, 2012, 22 (01): : 106 - 111
  • [10] EFFICIENT VLSI ARCHITECTURE FOR BIT PLANE ENCODER OF JPEG 2000
    Sarawadekar, Kishor
    Banerjee, Swapna
    2009 16TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-6, 2009, : 2805 - 2808
12345