Fault and acceleration test

被引：0
|
作者：
Okamoto H. [1 ]
机构：
[1] Japanese Standard Assoiation (Mita MT BLDG., 3-13-12 Mita, Minatoku, Tokyo
来源：
Journal of Japan Institute of Electronics Packaging | 2018年 / 21卷 / 04期
关键词：
Compendex;
D O I：
10.5104/jiep.21.277
中图分类号：
学科分类号：
摘要：
[No abstract available]
引用
收藏
页码：277 / 280
页数：3
相关论文
共 50 条
  • [1] Acceleration techniques of multiple fault test generation using vector pair analysis
    Osaka Univ, Suita-shi, Japan
    IEICE Trans Inf Syst, 7 (811-816):
  • [2] Acceleration of Fault Simulation based on a Separate List of Faults for Each Test Pattern
    Seinauskas, Rimantas
    Cvirka, Ramunas
    Rudzioniene, Greta
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2015, 21 (03) : 62 - 65
  • [3] Acceleration of Fault Attack Emulation by Consideration of Fault Propagation
    Krieg, Armin
    Grinschgl, Johannes
    Steger, Christian
    Weiss, Reinhold
    Bock, Holger
    Haid, Josef
    2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), 2012, : 239 - 242
  • [4] ACCELERATION TECHNIQUES OF MULTIPLE-FAULT TEST-GENERATION USING VECTOR PAIR ANALYSIS
    KAJIHARA, S
    NISHIGAYA, R
    SUMIOKA, T
    KINOSHITA, K
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (07) : 811 - 816
  • [5] FETAL ACCELERATION TEST
    BISHOP, EH
    AMERICAN JOURNAL OF OBSTETRICS AND GYNECOLOGY, 1981, 141 (08) : 905 - 909
  • [6] Simulated fault injections and their acceleration in SystemC
    Misera, Silvio
    Vierhaus, Heinrich Theodor
    Sieber, Andre
    MICROPROCESSORS AND MICROSYSTEMS, 2008, 32 (5-6) : 270 - 278
  • [7] Environment for fault simulation acceleration on FPGA
    Ellervee, P
    Raik, J
    Tihhomirov, V
    BEC 2004: PROCEEDING OF THE 9TH BIENNIAL BALTIC ELECTRONICS CONFERENCE, 2004, : 217 - 220
  • [8] THE ACCELERATION OF PULSARS - A NEW TEST
    PSKOVSKY, YP
    DOROFEEV, OF
    NATURE, 1989, 340 (6236) : 701 - 702
  • [9] TEST OF PULSAR ACCELERATION MECHANISMS
    MORRIS, D
    RADHAKRISHNAN, V
    SHUKRE, C
    NATURE, 1976, 260 (5547) : 124 - 126
  • [10] ON THE ACCELERATION OF FAULT SIMULATION IN COMBINATIONAL-CIRCUITS
    ANTREICH, KJ
    SCHULZ, MH
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1986, 40 (06): : 355 - 362
12345