IDDQ testing for deep-submicron ICs: Challenges and solutions

被引：1
|
作者：
Chen, Zhanping
Wei, Liqiong
Keshavarzi, Ali
Roy, Kaushik
机构：
[1] Purdue University, United States
[2] Intel, MS RA1-305, 5200 NE Elam Young Parkway, Hillsboro, OR 97124, United States
来源：
IEEE Design and Test of Computers | 2002年 / 19卷 / 02期
关键词：
Drain induced barrier lowering - Gate induced drain leakage - Hot carrier injection - Quiescent power supply current - Vector control technique;
D O I：
10.1109/54.990439
中图分类号：
学科分类号：
摘要：
(Edited Abstract)
引用
收藏
页码：24 / 33
相关论文
共 50 条
  • [1] /DDQ testing for deep-submicron ICs:: Challenges and solutions
    Chen, ZP
    Wei, LQ
    Keshavarzi, A
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (02): : 24 - 33
  • [2] Estimation of the defective IDDQ caused by shorts in deep-submicron CMOS ICs
    Rodriguez-Montanes, R
    Figueras, J
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 490 - 494
  • [3] Online testing approach for very deep-submicron ICs
    Favalli, M
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (02): : 16 - 23
  • [4] Finding fault with deep-submicron ICs
    Vallett, DP
    Soden, JM
    IEEE SPECTRUM, 1997, 34 (10) : 39 - 50
  • [5] Deep-submicron challenges
    Gupta, R
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (02): : 3 - 3
  • [6] IDDQ defect detection in deep submicron CMOS ICs
    Kundu, S
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 150 - 152
  • [7] Electromigration: The time bomb in deep-submicron ICs
    Li, PC
    Young, TK
    IEEE SPECTRUM, 1996, 33 (09) : 75 - 78
  • [8] IC VERIFICATION TARGETS DEEP-SUBMICRON ICS
    MALINIAK, L
    ELECTRONIC DESIGN, 1995, 43 (04) : 154 - 156
  • [9] Conquering noise in deep-submicron digital ICs
    Shepard, Kenneth L.
    Narayanan, Vinod
    IEEE Design and Test of Computers, 1998, 15 (01): : 51 - 62
  • [10] Identifying defects in deep-submicron CMOS ICs
    Soden, JM
    Hawkins, CF
    Miller, AC
    IEEE SPECTRUM, 1996, 33 (09) : 66 - 71
12345