Research on Linux network packet buffer recycling toward multi-core processor

被引：0

作者：

Yao, Qi ^{[1
]}

Liu, Ji-Qiang ^{[1
]}

Han, Zhen ^{[1
]}

Shen, Chang-Xiang ^{[1
]}

机构：

[1] Research Centre of Information Security Architecture, Beijing Jiaotong University, Beijing 100044, China

来源：

Tongxin Xuebao/Journal on Communication | 2009年 / 30卷 / 09期

关键词：

Parallel processing systems - Packet networks - Recycling;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

A lock-free algorithm for Linux packet buffer recycling on multi-core processor was proposed. Through making a model of Linux network packet forwarding, the principle of Linux packet buffer recycling was analyzed, and the main reason that the mechanism wasn't extensible on multi-core processor was pointed out. It was that mutual exclusion and cache coherence operations consumed too much CPU clock tick. A new buffer recycling algorithm named MSRQ was designed and implemented. With the new algorithm, the parallel operations on the recycling queue were permitted without mutual exclusion on multi-core processor. And the new algorithm had better cache behavior than original recycling algorithm. The experiment result shows that the performance of Linux network packet forwarding with the new algorithm can be improved more than 67%.

引用

页码：102 / 108

共 50 条

[31] Using Multi-core Processor to support Network Parallel Image Processing Applications
Ramraj, E.
Rajan, A. Senthil
PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING SYSTEMS, 2009, : 232 - +
[32] Process Synchronization in Multiprocessor and Multi-core Processor
Rahman, Mohammed Mahmudur
2012 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2012, : 554 - 559
[33] A Cache Utility Monitor for Multi-core Processor
Fang, Juan
Cheng, Yan-Jin
Cai, Min
Chang, Ze-Qing
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION AND SENSOR NETWORKS (WCSN 2016), 2016, 44 : 561 - 565
[34] Memory system design for a multi-core processor
Guo, Jianjun
Lai, Mingche
Pang, Zhengyuan
Huang, Libo
Chen, Fangyuan
Dai, Kui
Wang, Zhiying
CISIS 2008: THE SECOND INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS, PROCEEDINGS, 2008, : 601 - 606
[35] the Review of Cache Partitioning in Multi-core Processor
Li, Shuo
Xu, Gaochao
Dong, Yushuang
Wu, Feng
ADVANCED MEASUREMENT AND TEST, PARTS 1 AND 2, 2010, 439-440 : 1223 - +
[36] FPGA-BASED MULTI-CORE PROCESSOR
Wojcik, Wojciech
Dlugopolski, Jacek
COMPUTER SCIENCE-AGH, 2013, 14 (03): : 459 - 474
[37] FPGA Verification for Heterogeneous Multi-Core Processor
Li X.
Tang Z.
Li W.
Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2021, 58 (12): : 2684 - 2695
[38] Directory cache design for multi-core processor
State Key Laboratory of High-End Server & Storage Technology , Beijing
100085, China
Jisuanji Yanjiu yu Fazhan, 6 (1242-1253):
[39] Virtual Aggregated Processor in Multi-core Computers
Huang, Z.
Trotman, A.
Zhang, J.
Jia, X.
Nowostawski, M.
Rountree, N.
Werstein, P.
PDCAT 2008: NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2008, : 481 - +
[40] A parallelized implementation of turbo decoding based on network on chip multi-core processor
Zhang, Chaolong
Hu, Zhekun
Chen, Jie
Journal of Engineering Science and Technology Review, 2014, 7 (01) : 52 - 59

← 1 2 3 4 5 →