Power analysis security evaluation on Piccolo based on FPGA platform

被引:0
|
作者
Wang, Chen-Xu [1 ,2 ]
Li, Jing-Hu [2 ]
Yu, Ming-Yan [1 ,2 ]
Wang, Jin-Xiang [1 ]
机构
[1] Microelectronics Center, Harbin Institute of Technology, Harbin 150001, China
[2] Microelectronics Center, Harbin Institute of Technology, Weihai 264209, China
关键词
To evaluate Piccolo's security against Power Analysis Attack (PAA); a cipher text attack model is proposed and Correlation Power Analysis (CPA) is conducted on this cipher implementation with measured power traces based on Side-channel Attack Standard Evaluation Board (SASEBO). Due to the whiten keys for the final round of Piccolo; attacked keys including RK24L; RK24R; WK2 and WK3 are divided into four sub-keys; which are disclosed one by one. This approach can reduce the 80-bit primary key search space from 280 to (2×220+2×212+216) and make it possible to recover the primary key. The attack results show that 3000 measured power traces are enough to recover Piccolo's 80-bit primary key; which proves the attack model's feasibility and Piccolo's vulnerability to CPA against its hardware implementation. So; some countermeasures should be used for Piccolo's hardware implementation;
D O I
10.3724/SP.J.1146.2013.00193
中图分类号
学科分类号
摘要
引用
收藏
页码:101 / 107
相关论文
共 50 条
  • [31] Security analysis of block cipher Piccolo suitable for wireless sensor networks
    Kitae Jeong
    Peer-to-Peer Networking and Applications, 2014, 7 : 636 - 644
  • [32] Security analysis of block cipher Piccolo suitable for wireless sensor networks
    Jeong, Kitae
    PEER-TO-PEER NETWORKING AND APPLICATIONS, 2014, 7 (04) : 636 - 644
  • [33] Research on Correlation Power Analysis Attack against Piccolo
    Wang, C. (wangchenxu@hit.edu.cn), 1600, Harbin Institute of Technology (45):
  • [34] Virtual Platform of FPGA based MPSoC for Power Electronics Applications: OS simulation
    Diaz, E.
    Mateos, R.
    Bueno, E.
    45TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2019), 2019, : 3118 - 3123
  • [35] FPGA - Based Evaluation of Power Analysis Attacks and Its Countermeasures on Asynchronous S-Box
    Gokulashree, G.
    Ramya, R.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
  • [36] Sensitivity of FPGA power evaluation
    Poon, KKW
    Wilton, SJE
    2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 441 - 442
  • [37] FPGA Based Evaluation Platform for High Performance Digital mmWave Radar Systems
    Peters, Sebastian
    Faghih-Naini, Samira
    Erhardt, Stefan
    Weigel, Robert
    Reissland, Torsten
    2023 ASIA-PACIFIC MICROWAVE CONFERENCE, APMC, 2023, : 318 - 320
  • [38] Performance Evaluation of Network Gateway Design for NoC based System on FPGA Platform
    Guruprasad, S. P.
    Chandrasekar, B. S.
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2019, 10 (09) : 287 - 292
  • [39] FPGA core watermarking based on power signature analysis
    Ziener, Daniel
    Teich, Juergen
    2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2006, : 205 - 212
  • [40] Pattern analysis and classification for security evaluation in power networks
    Kalyani, S.
    Swarup, K. S.
    INTERNATIONAL JOURNAL OF ELECTRICAL POWER & ENERGY SYSTEMS, 2013, 44 (01) : 547 - 560