A 10 Gb/s equalizer in 0.18μm CMOS technology for high-speed SerDes

被引：0
|
作者：
Zhang, Mingke [1 ]
Hu, Qingsheng [1 ]
机构：
[1] Institute of RF- and OE-ICs, Southeast University, Nanjing, China
来源：
International Journal of Control and Automation | 2014年 / 7卷 / 11期
关键词：
CMOS integrated circuits - Feedback;
D O I：
10.14257/ijca.2014.7.11.28
中图分类号：
学科分类号：
摘要：
A 10 Gb/s equalizer consisting of analog equalizer and two-tap half-rate decision feedback equalizer (DFE) in 0.18μm CMOS has been designer. By employing capacitive degeneration and inductive peaking techniques, the analog equalizer achieves large boosting. The pipelined half-rate architecture is used to improve the transmitted data rate in DFE with a small increase in area. Measurement results show that the distorted signal is well recovered by this equalizer and consumes 27 mW with the supply voltage of 1.8-V. The overall chip area including pads is 0.6×0.7 mm2.
引用
收藏
页码：299 / 302
相关论文
共 50 条
  • [21] A 10Gb/s 44.2 dB Adaptive Equalizer with Duobinary Tracking Loop in 0.18μm CMOS
    Chang, Po-Hsuan
    Li, An-Siou
    Tsai, Chia-Ming
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2133 - 2136
  • [22] A 0.18 μm CMOS Integrated Transimpedance Amplifier-Equalizer for 2.5 Gb/s
    Aznar, F.
    Celma, S.
    Calvo, B.
    Lope, I.
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 604 - 607
  • [23] 0.18 μm CMOS preamplifier for 10 Gb/s optical receiver
    Huang, Qian
    Feng, Jun
    Dianzi Qijian/Journal of Electron Devices, 2006, 29 (01): : 29 - 32
  • [24] 10 Gb/s 0.18μm CMOS时钟恢复芯片
    袁晟
    冯军
    王骏峰
    王志功
    电子器件, 2003, (04) : 434 - 437
  • [25] High-speed CMOS-to-ECL pad driver in 0.18 μm CMOS
    Centurelli, F
    Lulli, G
    Marietti, P
    Monsurrò, P
    Scotti, G
    Trifiletti, A
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 448 - 451
  • [26] A Fully Digital Nonlinear, High-speed Rank Order Filter in 0.18μm CMOS Technology
    Toscano, George John
    Saha, Pran Kanai
    PROCEEDINGS OF ICECE 2008, VOLS 1 AND 2, 2008, : 319 - +
  • [27] A fully on-chip 10Gb/s CDR in a standard 0.18 μm CMOS technology
    Li, Jinghua
    Silva-Martinez, Jose
    2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 237 - +
  • [28] 10Gb/s limiting amplifier and laser/modulator driver in 0.18μm CMOS technology
    Galal, S
    Razavi, B
    2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 188 - +
  • [29] 10 Gb/s 0.18 μm CMOS laser diode driver IC
    Lei, Kai
    Feng, Jun
    Wang, Zhi-Gong
    Dianzi Qijian/Journal of Electron Devices, 2004, 27 (03):
  • [30] A 10-Gb/s Simplified Transceiver with a Quarter-Rate 4-Tap Decision Feedback Equalizer in 0.18-μm CMOS Technology
    Yuan, Shuai
    Wang, Ziqiang
    Zheng, Xuqiang
    Huang, Ke
    Wu, Liji
    Wang, Zhihua
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
12345