Substrate-bias assisted hot electron injection method for high-speed, low-voltage, and multi-bit flash memories

被引:0
|
作者
School of Electrical Engineering, Korea University, Seoul 136-713, Korea, Republic of [1 ]
机构
来源
关键词
Compendex;
D O I
暂无
中图分类号
学科分类号
摘要
Electrons
引用
下载
收藏
相关论文
共 27 条
  • [1] Substrate-Bias Assisted Hot Electron Injection Method for High-Speed, Low-Voltage, and Multi-Bit Flash Memories
    An, Ho-Myoung
    Kim, Hee-Dong
    Zhang, Yongjie
    Seo, Yu Jeong
    Kim, Tae Geun
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (12)
  • [2] A Four-Bit-Per-Cell Program Method with Substrate-Bias Assisted Hot Electron Injection for Charge Trap Flash Memory Devices
    An, Ho-Myoung
    Kim, Hee-Dong
    Kim, Byungcheul
    Kim, Tae Geun
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2013, 13 (05) : 3293 - 3297
  • [3] A new low-voltage and high-speed sense amplifier for flash memory
    郭家荣
    冉峰
    Journal of Semiconductors, 2011, (12) : 107 - 111
  • [4] A new low-voltage and high-speed sense amplifier for flash memory
    Guo Jiarong
    Ran Feng
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (12)
  • [5] Threshold-voltage control schemes through substrate-bias for low-power high-speed CMOS LSI design
    Kuroda, T
    Sakurai, T
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 13 (2-3): : 191 - 201
  • [6] Multi-bit sigma-delta modulator for low distortion and high-speed operation
    Kim, Yi-Gyeong
    Kwon, Jong-Kee
    ETRI JOURNAL, 2007, 29 (06) : 835 - 837
  • [7] Design method of MTCMOS power switch for low-voltage high-speed LSIs
    Mutoh, S
    Shigematsu, S
    Gotoh, Y
    Konaka, S
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 113 - 116
  • [8] A Novel CNFET Technology Based 3 Bit Flash ADC for Low-Voltage High Speed SoC Application
    Sankar, P. A. Gowri
    Sathiyabama, G.
    INTERNATIONAL JOURNAL OF ENGINEERING RESEARCH IN AFRICA, 2015, 19 : 19 - 36
  • [9] Constant-charge-injection programming: A novel high-speed programming method for multilevel flash memories
    Kurata, H
    Saeki, S
    Kobayashi, T
    Sasago, Y
    Arigane, T
    Otsuga, K
    Kawahara, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (02) : 523 - 531
  • [10] 4-bit Counter Using High-Speed Low-Voltage CML D-Flipflops
    Singh, Resham
    Pande, Kirti S.
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018), 2018, : 36 - 41