A Four-Bit-Per-Cell Program Method with Substrate-Bias Assisted Hot Electron Injection for Charge Trap Flash Memory Devices

被引:0
|
作者
An, Ho-Myoung [1 ]
Kim, Hee-Dong [1 ]
Kim, Byungcheul [2 ]
Kim, Tae Geun [1 ]
机构
[1] Korea Univ, Sch Elect Engn, Seoul 136701, South Korea
[2] Gyeongnam Natl Univ Sci & Technol GnTECH, Dept Elect Engn, Chiram Dong 660758, Jinju, South Korea
关键词
Four-Bit-Per-Cell; Two-Step Pulse Program; SONOS; Charge Pumping Method;
D O I
10.1166/jnn.2013.7242
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
We propose a four-bit-per-cell program method using a two-step sequence with substrate-bias assisted hot electron (SAHE) injection into the charge trap flash memory devices in order to overcome the limitations of conventional four-bit program methods, which use channel hot electron (CHE) injection. With this proposed method, a localized charge injection near the junction edge with an acceptable read margin was clearly observed, along with a threshold voltage difference of 1 V between the forward and the reverse read. In addition, a multi-level storage was easily obtained using a drain voltage step of 1 V at each level of the three programmed states, along with a fast program time of 1 mu s. Finally, by using charge pumping methods, we directly observed the detailed information on the spatial distribution of the local threshold voltage in each level of the four states, for each physical bit, as a function of the program voltage.
引用
收藏
页码:3293 / 3297
页数:5
相关论文
共 4 条
  • [1] Substrate-Bias Assisted Hot Electron Injection Method for High-Speed, Low-Voltage, and Multi-Bit Flash Memories
    An, Ho-Myoung
    Kim, Hee-Dong
    Zhang, Yongjie
    Seo, Yu Jeong
    Kim, Tae Geun
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (12)
  • [2] Substrate-bias assisted hot electron injection method for high-speed, low-voltage, and multi-bit flash memories
    School of Electrical Engineering, Korea University, Seoul 136-713, Korea, Republic of
    Jpn. J. Appl. Phys., 12
  • [3] Compact modeling of a flash memory cell including substrate-bias-dependent hot-electron gate current
    Sonoda, K
    Tanizawa, M
    Shimizu, S
    Araki, Y
    Kawai, S
    Ogura, T
    Kobayashi, S
    Ishikawa, K
    Eimori, T
    Inoue, Y
    Ohji, Y
    Kotani, N
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (10) : 1726 - 1730
  • [4] Performance enhancement in p-channel charge-trapping flash memory devices with Si/Ge super-lattice channel and band-to-band tunneling induced hot-electron injection
    Liu, Li-Jung
    Chang-Liao, Kuei-Shu
    Jian, Yi-Chuen
    Wang, Tien-Ko
    Tsai, Ming-Jinn
    THIN SOLID FILMS, 2013, 533 : 1 - 4