Substrate-bias assisted hot electron injection method for high-speed, low-voltage, and multi-bit flash memories

被引：0
|
作者：
School of Electrical Engineering, Korea University, Seoul 136-713, Korea, Republic of [1 ]
机构：
来源：
Jpn. J. Appl. Phys. | / 12卷
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Electrons
引用
下载
收藏
相关论文
共 27 条
  • [21] High-speed, low-voltage programmable/erasable flexible 2-bit organic transistor nonvolatile memory with a monolayer buffered ferroelectric terpolymer insulator
    Xu, Meili
    Qi, Weihao
    Xie, Wenfa
    Wang, Wei
    APPLIED PHYSICS LETTERS, 2022, 121 (08)
  • [22] Potential Well Engineering by Partial Oxidation of TiN for High-Speed and Low-Voltage Flash Memory with Good 125°C Data Retention and Excellent Endurance
    Zhang, Gang
    Ra, Chang Ho
    Li, Hua-Min
    Yang, Cheng
    Yoo, Won Jong
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 781 - 784
  • [23] Hot electron injection laser:: Vertically integrated transistor-laser structure for high-speed, low-chirp direct modulation
    Hoskens, RCP
    van de Roer, TG
    Tolstikhin, VI
    Förster, A
    LEOS 2000 - IEEE ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS. 1 & 2, 2000, : 444 - 445
  • [24] Low-Voltage High-Speed Si Mach-Zehnder Optical Modulator with Multi-Cascade p/n Junctions along Waveguides
    Furutani, Ryuichi
    Amemiya, Yoshiteru
    Fukuyama, Masataka
    Yokoyama, Shin
    SILICON PHOTONICS AND PHOTONIC INTEGRATED CIRCUITS III, 2012, 8431
  • [25] A 1.5V CMOS high-speed 16-bit÷8-bit divider using the quotient-select architecture and true-single-phase bootstrapped dynamic circuit techniques suitable for low-voltage VLSI
    Yeh, CC
    Lou, JH
    Kuo, JB
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 366 - 369
  • [26] SONOS-type flash memory cell with metal/Al2O3/SiN/Si3N4/Si structure for low-voltage high-speed program/erase operation
    Shim, Sun Il
    Yeh, Frank C.
    Wang, X. W.
    Ma, T. P.
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (05) : 512 - 514
  • [27] Heterogeneous integration of enhancement mode In0.7Ga0.3As quantum well transistor on silicon substrate using thin (≤ 2 gm) composite buffer architecture for high-speed and low-voltage (0.5V) logic applications
    Hudait, M. K.
    Dewey, G.
    Datta, S.
    Fastenau, J. M.
    Kavalieros, J.
    Liu, W. K.
    Lubyshev, D.
    Pillarisetty, R.
    Rachmady, W.
    Radosavljevic, M.
    Rakshit, T.
    Chau, Robert
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 625 - +
123