Quantitative derivation and evaluation of wire length distribution in three-dimensional integrated circuits using simulated quenching

被引：0
|
作者：
Deguchi, Jun [1 ]
Sugimura, Takeaki [1 ]
Nakatani, Yoshihiro [1 ]
Fukushima, Takafumi [1 ]
Koyanagi, Mitsumasa [1 ]
机构：
[1] Department of Bioengineering and Robotics, Tohoku University, 6-6-01 Aza Aoba, Aramaki, Aoba-ku, Sendai 980-8579, Japan
来源：
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers | 2006年 / 45卷 / 4 B期
关键词：
Three-dimensional (3D) integration is the most promising technology to improve IC performance by stacking some active device layers and connecting them using vertical interconnections. In this paper; in order to quantitatively evaluate the benefits of 3D IC; wire length distributions in 3D ICs are derived by adapting the simulated quenching algorithm for 3D placement and routing of specific benchmark circuits. By evaluating the wire length distribution; we can confirm that the total wire length is reduced by 26.0 and 41.3% with three and five active layers; respectively; Similarly; 38.1 and 52.0% reduction in the longest wire length with three and five active layers can be achieved. © 2006 The Japan Society of Applied Physics;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Journal article (JA)
引用
收藏
页码：3260 / 3265
相关论文
共 50 条
  • [21] A Transient Electrothermal Analysis of Three-Dimensional Integrated Circuits
    Harris, T. Robert
    Priyadarshi, Shivam
    Melamed, Samson
    Ortega, Carlos
    Manohar, Rajit
    Dooley, Steven R.
    Kriplani, Nikhil M.
    Davis, W. Rhett
    Franzon, Paul D.
    Steer, Michael B.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (04): : 660 - 667
  • [22] Three-dimensional Integrated Circuits: Design, EDA, and Architecture
    Sun, Guangyu
    Chen, Yibo
    Dong, Xiangyu
    Ouyang, Jin
    Xie, Yuan
    FOUNDATIONS AND TRENDS IN ELECTRONIC DESIGN AUTOMATION, 2011, 5 (1-2): : 1 - 151
  • [23] Security Threats and Countermeasures in Three-Dimensional Integrated Circuits
    Dofe, Jaya
    Gu, Peng
    Stow, Dylan
    Yu, Qiaoyan
    Kursun, Eren
    Xie, Yuan
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 321 - 326
  • [24] Laminated three-dimensional carbon nanotube integrated circuits
    Jian, Yang
    Sun, Yun
    Feng, Shun
    Zang, Chao
    Li, Bo
    Qiu, Song
    Li, Qing-Wen
    Yan, Xin
    Sun, Dong-Ming
    NANOSCALE, 2022, 14 (18) : 7049 - 7054
  • [25] Process technologies for three-dimensional optoelectronic integrated circuits
    Katayama, Yoshifumi
    Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 1993, 76 (02): : 14 - 22
  • [26] Analyzing Security Vulnerabilities of Three-Dimensional Integrated Circuits
    Dofe, Jaya
    Yu, Qiaoyan
    2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2017, : 156 - 156
  • [27] Multiwafer vertical interconnects for three-dimensional integrated circuits
    Lahiji, Rosa R.
    Herrick, Katherine J.
    Lee, Yongshik
    Margomenos, Alexandros
    Mohammadi, Saeed
    Katehi, Linda P. B.
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (06) : 2699 - 2706
  • [28] Monolithic Three-Dimensional Integrated Circuits using Carbon Nanotube FETs and Interconnects
    Wei, Hai
    Patil, Nishant
    Lin, Albert
    Wong, H. -S. Philip
    Mitra, Subhasish
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 539 - 542
  • [29] Review and Projections of Integrated Cooling Systems for Three-Dimensional Integrated Circuits
    Kandlikar, Satish G.
    JOURNAL OF ELECTRONIC PACKAGING, 2014, 136 (02)
  • [30] Cost evaluation on reuse of generic network service dies in three-dimensional integrated circuits
    Wu, Ji
    Wang, Gaofeng
    MICROELECTRONICS JOURNAL, 2013, 44 (02) : 152 - 162
12345