Assessment of via reliability for interconnect layouts

被引：0
|
作者：
SiTD, Texas Instruments Inc., MS366, 13121 TI BL VD, Dallas, TX 75243, United States [1 ]
机构：
来源：
Adv. Metallization Conf. (AMC) | / 667-671期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Metals
引用
收藏
相关论文
共 50 条
  • [1] Assessment of via reliability for interconnect layouts
    Lee, Ki-Don
    Park, Young-Joon
    ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007), 2008, 23 : 667 - 671
  • [2] Reliability Assessment of Tungsten Via to Copper Interconnect for Novel Memory Device
    Teng, A. S.
    Tu, Ronnie
    Lee, Ming-Yi
    Kuo, Albert
    Dai, Allen
    Lee, X. C.
    Wen, Thomas
    Lu, Chih-Yuan
    2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,
  • [3] FAIR - Fast Assessment of Interconnect Reliability
    Mei, ZQ
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 268 - 276
  • [4] Statistical modeling of via redundancy effects on interconnect reliability
    Raghavan, Nagarajan
    Tan, Cher Ming
    IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 67 - +
  • [5] CIRCUIT RELIABILITY SIMULATOR FOR INTERCONNECT, VIA, AND CONTACT ELECTROMIGRATION
    LIEW, BK
    PENG, F
    CHEUNG, NW
    HU, CM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (11) : 2472 - 2479
  • [6] Assessment of Microelectronics Interconnect Reliability - Current Practice and Trends
    Borgesen, Peter
    2014 15TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2014,
  • [7] Interconnect reliability
    Sullivan, T
    Pramanick, S
    1996 INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 1996, : 163 - 163
  • [8] EFFECTS OF MICROSTRUCTURE ON INTERCONNECT AND VIA RELIABILITY - MULTIMODAL FAILURE STATISTICS
    THOMPSON, CV
    KAHN, H
    JOURNAL OF ELECTRONIC MATERIALS, 1993, 22 (06) : 581 - 587
  • [9] An efficient tool for extraction of interconnect models in submicron layouts
    Maffezzoni, P
    Brambilla, A
    Lacaita, AL
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, 2001, : 250 - 253
  • [10] Improving Copper Interconnect Reliability via Ta/Ti Based Barrier
    Hu, Xiao-Wen
    Lin, Paul-Chang
    Ma, Jenny
    Jiang, Jian-Yong
    He, Peng
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 775 - 780
12345