Simulation and circuit design of 12.5Gbps High-speed serial received data based on SerDes

被引：0
|
作者：
机构：
[1] He, Qiangmin
[2] Wang, Yang
[3] Xiao, Long
[4] Su, Haohang
来源：
He, Qiangmin (helltic@163.com) | 1600年 / Universidad Central de Venezuela卷 / 55期
关键词：
11;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Package Design for High-Speed SerDes
    Young, Brian
    Bhandal, Amarjit S.
    2010 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGE & SYSTEMS SYMPOSIUM, 2010,
  • [2] High quality factor 5.0 Gbps CTLE circuit for SERDES serial links
    Vazgen, Melikyan Sh
    Arman, Petrosyan S.
    Karen, Khachikyan T.
    Arman, Trdatyan S.
    Arshavir, Matevosyan, V
    Armen, Martirosyan A.
    Ruben, Musayelyan H.
    David, Hakobyan K.
    PROCEEDINGS OF 2018 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2018), 2018,
  • [3] Hybrid Equalizer Design for 12.5 Gbps Serial Data Transmission
    Song, Eakhwan
    Cho, Jeonghyeon
    Kim, Joungho
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2009, : 53 - 56
  • [4] A Circuit Design Based on high-speed serial communications data transfer network communication interface module
    Fan Tiansuo
    Hu Longtao
    Zuo Dongguang
    Li Fengchen
    Zhou Bing
    Chen Hao
    PROCEEDINGS OF THE 2016 6TH INTERNATIONAL CONFERENCE ON MACHINERY, MATERIALS, ENVIRONMENT, BIOTECHNOLOGY AND COMPUTER (MMEBC), 2016, 88 : 2053 - 2058
  • [5] A novel data processing circuit in high-speed serial communication
    Tang, Yongjian
    He, Lenian
    Yan, Xiaolang
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1228 - 1231
  • [6] A Comma Detection and Word Alignment Circuit for High-speed SerDes
    Zhen, Yu
    Qing-Sheng, Hu
    2011 7TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING (WICOM), 2011,
  • [7] SERIAL DATA ACQUISITION AND SIMULATION FOR A HIGH-SPEED PROTOCOL ANALYZER
    KEISLING, MD
    YACKLE, DJ
    KARLIN, DB
    MOORE, EG
    HEWLETT-PACKARD JOURNAL, 1985, 36 (07): : 18 - 24
  • [8] A 12.5Gbps PI-based Quarter-Rate Clock and Data Recovery Circuit with an Adaptive filter of JESD204B Standard
    Liu, Bo
    Wang, Zongmin
    Zhang, Tieliang
    Zhang, Lei
    Yang, Song
    Yang, Long
    2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), 2021, : 5 - 13
  • [9] An ASIC Design of a High-Speed Clock and Data Recovery Circuit
    Ng, Chi-Wai
    Yu, Kai-Hung
    Sham, Chiu-Wing
    Tse, C. K. Michael
    MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 1218 - +
  • [10] High-speed CRC design for 10 Gbps applications
    Lin, Jing-Shiun
    Lee, Chung-Kung
    Shieh, Ming-Der
    Chen, Jun-Hong
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3177 - +
12345