Architecture Verification Using Digital Engineering

被引:0
|
作者
Tanabe, Shinichi [1 ]
Kasamatsu, Atsushi [1 ]
Abe, Takenori [1 ]
Yasunori, Hiromichi [1 ]
机构
[1] AutoNetworks Technologies, Ltd, Japan
来源
SEI Technical Review | 2024年 / 98期
关键词
Architecture - Optimization - Surface properties;
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:24 / 27
相关论文
共 50 条
  • [21] Joint ownership verification for an image using digital watermarking
    Guo, HP
    Georganas, ND
    ITCC 2003: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 2003, : 548 - 553
  • [22] TEACHING DIGITAL SYSTEMS VERIFICATION METHODOLOGIES USING SYSTEMVERILOG
    Rafla, Nader
    2011 ASEE ANNUAL CONFERENCE & EXPOSITION, 2011,
  • [23] FORMAL VERIFICATION OF DIGITAL CIRCUITS USING HYBRID SIMULATION
    SRINIVAS, NCE
    AGRAWAL, VD
    IEEE CIRCUITS AND DEVICES MAGAZINE, 1988, 4 (01): : 19 - 27
  • [24] Fingerprint verification by using low coherence digital holography
    Plaipichit, S.
    Atta, P.
    Buranasiri, P.
    Ruttanapun, C.
    Jindajitawat, P.
    ICPS 2013: INTERNATIONAL CONFERENCE ON PHOTONICS SOLUTIONS, 2013, 8883
  • [25] Functional verification of digital circuits using a software system
    Rancea, I.
    Sgarciu, V.
    2008 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION, QUALITY AND TESTING, ROBOTICS (AQTR 2008), THETA 16TH EDITION, VOL I, PROCEEDINGS, 2008, : 152 - 157
  • [26] Verification of digital control paths using Petri nets
    Erhard, W
    Reinsch, A
    Schober, T
    2001 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-5: E-SYSTEMS AND E-MAN FOR CYBERNETICS IN CYBERSPACE, 2002, : 2694 - 2699
  • [27] Improved video verification method using digital watermarking
    Echizen, Isao
    Yamada, Takaaki
    Tezuka, Satoru
    Singh, Stephan
    Yoshiura, Hiroshi
    IIH-MSP: 2006 INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, 2006, : 445 - 448
  • [28] Architecture, design, and verification of an 18 million transistor digital television and media processor chip
    Dutta, S
    INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 225 - 232
  • [29] Face Verification Using Convolutional Neural Networks with Siamese Architecture
    Bukovcikova, Zuzana
    Sopiak, Dominik
    Oravec, Milos
    Pavlovicova, Jarmila
    PROCEEDINGS OF 2017 INTERNATIONAL SYMPOSIUM ELMAR, 2017, : 205 - 208
  • [30] A DRM architecture to distribute and protect digital contents using digital licenses
    Rosset, V
    Filippin, CV
    Westphall, CM
    Telecommunications 2005, Proceedings, 2005, : 422 - 427