FORMAL VERIFICATION OF DIGITAL CIRCUITS USING HYBRID SIMULATION

被引：0
|
作者：
SRINIVAS, NCE [1 ]
AGRAWAL, VD [1 ]
机构：
[1] AT&T BELL LABS,COMP SCI RES CTR,MURRAY HILL,NJ 07974
来源：
IEEE CIRCUITS AND DEVICES MAGAZINE | 1988年 / 4卷 / 01期
关键词：
D O I：
10.1109/101.927
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：19 / 27
页数：9
相关论文
共 50 条
  • [1] Formal verification of digital circuits by 3-valued simulation
    Wahba, AM
    Aas, EJ
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 785 - 788
  • [2] ON THE FORMAL SPECIFICATION AND VERIFICATION OF DIGITAL CIRCUITS
    DEGRAAF, PJ
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 537 - 544
  • [3] Formal verification of digital circuits using symbolic model checking
    Casar, A
    Brezocnik, Z
    Kapus, T
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2000, 30 (03): : 153 - 160
  • [4] Introducing digital circuits design and formal verification concurrently
    Amblard, P
    Lagnier, F
    Levy, M
    MICROELECTRONICS EDUCATION, 2000, : 261 - 264
  • [5] FORMAL VERIFICATION OF DIGITAL CIRCUITS USING SYMBOLIC TERNARY-SYSTEM MODELS
    BRYANT, RE
    SEGER, CJH
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 531 : 33 - 43
  • [6] A Formal Verification Method of Hybrid System and Simulation
    Zhang Si-bing
    Chen Jie
    Wang Ya
    ICCSIT 2010 - 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, VOL 4, 2010, : 411 - 415
  • [7] Formal property verification by abstraction refinement with formal, simulation and hybrid engines
    Wang, D
    Ho, PH
    Long, J
    Kukula, J
    Zhu, YS
    Ma, T
    Damiano, R
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 35 - 40
  • [8] Formal verification of multiplier circuits using computer algebra
    Kaufmann, Daniela
    IT-INFORMATION TECHNOLOGY, 2022, 64 (06): : 285 - 291
  • [9] Simplifying circuits for formal verification using parametric representation
    Moon, IH
    Kwak, HH
    Kukula, J
    Shiple, T
    Pixley, C
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2002, 2517 : 52 - 69
  • [10] Towards Formal Verification of Reset Sequence in Fully Asynchronous Digital Circuits
    Melnychenko, Oleksandr
    Kreuter, Hans-Peter
    2014 10TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2014), 2014,
12345