Design of small RSFQ microprocessor based on cell-based top-down design methodology

被引：0

作者：

Matsuzaki, Futabako ^{[1
]}

Yoda, Kenichi ^{[1
]}

Koshiyama, Junichi ^{[1
]}

Motoori, Kei ^{[1
]}

Yoshikawa, Nobuyuki ^{[1
]}

机构：

[1] Dept. of Elec. and Computer Eng., Yokohama National University, Yokohamashi, 240-8501, Japan

来源：

IEICE Transactions on Electronics | 2002年 / E85-C卷 / 03期

关键词：

CMOS integrated circuits - Computer aided design - Computer simulation - Decision theory - Josephson junction devices - Logic circuits - Microprocessor chips - Quantum electronics;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

We have proposed a top-down design methodology for the RSFQ logic circuits based on the Binary Decision Diagram (BDD). In order to show the effectiveness of the methodology, we have designed a small RSFQ microprocessor based on simple architecture. We have compared the performance of the 8-bit RSFQ microprocessor with its CMOS version. It was found that the RSFQ system is superior in terms of the operating speed though it requires extremely large area. We have also implemented and tested a 1-bit ALU that is one of the important components of the microprocessor and confirmed its correct operation.

引用

页码：659 / 664

共 50 条

[21] Top-down design of MEMS
Fedder, GK
2000 INTERNATIONAL CONFERENCE ON MODELING AND SIMULATION OF MICROSYSTEMS, TECHNICAL PROCEEDINGS, 2000, : 7 - 10
[22] MODIFIED TOP-DOWN DESIGN
SAMID, G
DATAMATION, 1981, 27 (12): : 175 - 176
[23] TOP-DOWN INTERVIEW DESIGN
FOREST, RB
INFOSYSTEMS, 1982, 29 (02): : 108 - 108
[24] Cell-based design methodology for BDD RSFQ logic circuits: tolerance of basic cells to circuit parameter variations
Yoshikawa, N
Yoda, K
Hoshina, H
Matsuzaki, F
SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2002, 15 (01): : 156 - 160
[25] A cell-based design approach for RSFQ circuits using a binary decision diagram
Yoshikawa, N
Koshiyama, J
SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 1999, 12 (11): : 782 - 785
[26] Cell-based design approach for RSFQ circuits using a binary decision diagram
Yoshikawa, N.
Koshiyama, J.
Superconductor Science and Technology, 1999, 12 (11): : 782 - 785
[27] AN ELECTRICAL-ENGINEERING DESIGN COURSE SEQUENCE USING A TOP-DOWN DESIGN METHODOLOGY
GANDER, RE
SALT, JE
HUFF, GJ
IEEE TRANSACTIONS ON EDUCATION, 1994, 37 (01) : 30 - 35
[28] A MULTILEVEL GRAPHICS SYSTEM BASED ON TOP-DOWN METHODOLOGY
MAGNENATTHALMANN, N
THALMANN, D
LAROUCHE, A
COMPUTERS & GRAPHICS, 1982, 6 (03) : 97 - 100
[29] USING A HARDWARE DESCRIPTION LANGUAGE TO TEACH TOP-DOWN DESIGN METHODOLOGY FOR IC DESIGN
HARROLD, SJ
INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION, 1993, 30 (03) : 269 - 274
[30] A GA based task grouping for top-down collaborative assembly design
Yang, Youdong
Zhang, Shuting
Li, Zhihua
Gao, Shuming
COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN III, 2007, 4402 : 409 - +

← 1 2 3 4 5 →