Facing the challenge of adding RF and mixed-signal IP to SoCs

被引：0
|
作者：
Singh, Raminderpal [1 ]
机构：
[1] IBM's Analog Mixed-Signal Foundry, Essex Junction, VT, United States
来源：
Electronic Design | 2002年 / 50卷 / 24期
关键词：
Analog blocks - CAD designs - Design flows - Design-process - Inductance capacitance - Mixed signal - Parasitics - Process design kit - RF signal - System-on-a-chip designs;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
(Edited Abstract)
引用
收藏
页码：63 / 66
相关论文
共 50 条
  • [41] ADDING MIXED-SIGNAL CAPABILITY TO A SUBMICRON DIGITAL ASIC PROCESS
    NARIANI, SR
    GABRIEL, CT
    HU, CM
    SOLID STATE TECHNOLOGY, 1994, 37 (08) : 79 - 83
  • [42] Special Issue on Analog, Mixed-Signal and RF Testing
    Agrawal, Vishwani D.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2018, 34 (03): : 209 - 209
  • [43] Guest Editorial: Analog, Mixed-Signal and RF Testing
    Manuel J. Barragan
    William R. Eisenstadt
    Journal of Electronic Testing, 2017, 33 : 281 - 282
  • [44] Nanometer CMOS from a Mixed-Signal/RF Perspective
    Wakayama, Myles H.
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [45] Guest Editorial: Analog, Mixed-Signal and RF Testing
    Leger, Gildas
    Wegener, Carsten
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (04): : 405 - 406
  • [46] Guest Editorial: Analog, Mixed-Signal and RF Testing
    Barragan, Manuel J.
    Eisenstadt, William R.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2017, 33 (03): : 281 - 282
  • [47] TAM optimization for mixed-signal SOCs using analog test wrappers
    Sehgal, A
    Ozev, S
    Chakrabarty, K
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 95 - 99
  • [48] A flexible design methodology for analog test wrappers in mixed-signal SOCs
    Sehgal, A
    Ozev, S
    Chakrabarty, K
    2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 137 - 142
  • [49] Test infrastructure design for mixed-signal SOCs with wrapped analog cores
    Sehgal, A
    Ozev, S
    Chakrabarty, K
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (03) : 292 - 304
  • [50] A BIST scheme for full characterization of ADC parameters in Mixed-Signal SoCs
    Yuan, Chao
    Zhao, Yuanfu
    Du, Jun
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2087 - 2090
12345