1.5 bit substage circuit for charge domain pipelined ADCs

被引：0
|
作者：
Huang, Songren [1 ]
Chen, Zhenhai [1 ,2 ]
Zhang, Hong [3 ]
Li, Xue [3 ]
Qian, Hongwen [2 ]
Yu, Zongguang [1 ,2 ]
机构：
[1] School of Microelectronics, Xidian Univ., Xi'an,710071, China
[2] No. 58 Research Institute, China Electronic Technology Group Corporation, Wuxi,214035, China
[3] School of Electronics and Information Engineering, Xi'an Jiaotong Univ., Xi'an,710049, China
来源：
Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University | 2016年 / 43卷 / 06期
关键词：
706.1 Electric Power Systems - 713.1 Amplifiers - 713.4 Pulse Circuits - 716.1 Information Theory and Signal Processing - 802.2 Chemical Reactions;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
14
引用
收藏
页码：170 / 175
相关论文
共 50 条
  • [21] A CMOS mixed-mode sample-and-hold circuit for pipelined ADCs
    Jiang, Shan
    Do, Manh Anh
    Yeo, Kiat Seng
    VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP, 2008, : 81 - 99
  • [22] A Circuit-Generator-Aided Design Methodology for GHz Pipelined SAR ADCs
    Lv, Xingyu
    Chen, Rongyan
    Tang, Xian
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [23] Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators
    Sun, Jie
    Zhang, Minglei
    Qiu, Lei
    Wu, Jianhui
    Liu, Weiqiang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (04) : 1074 - 1078
  • [24] A high accuracy current charge-pump based MDAC for pipelined ADCs
    Firouzkouhi, Hossein
    Ashraf, Mohammadreza
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 101 : 93 - 105
  • [25] A statistical offset calibration technique for 1.5-bit/cycle SAR ADCs
    Li, Dengquan
    Liu, Maliang
    Liu, Shubin
    Liang, Yuhua
    Ding, Ruixue
    MICROELECTRONICS JOURNAL, 2021, 114
  • [26] Deterministic Digital Calibration of 1.5 bits/stage Pipelined ADCs by Direct Extraction of Calibration Coefficients
    Ramamurthy, Chinmaye
    Parikh, Chetan D.
    Sen, Subhajit
    2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 29 - 34
  • [27] Charge pump-based MOSFET-only 1.5-bit pipelined ADC stage in digital CMOS technology
    Singh, Anil
    Agarwal, Alpana
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (10) : 1713 - 1725
  • [28] A dither-based background calibration circuit for pipelined ADCs in 40 nm CMOS
    He, Ben
    Guo, Xuan
    Jia, Hanbo
    Sun, Kai
    Zhou, Lei
    Chen, Zhijie
    Liu, Xinyu
    IEICE ELECTRONICS EXPRESS, 2025, 22 (05):
  • [29] An Efficient DAC and Interstage Gain Error Calibration Technique for Multi-bit Pipelined ADCs
    Ding, Li
    Sin, Sai-Weng
    U, Seng-Pan
    Martins, R. P.
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 208 - 211
  • [30] A Background Calibration Technology for Capacitance Mismatch in Pipelined ADCs with 2.5-bit/stage MDAC
    Li, Hai-bin
    Li, Rui
    Hu, Bing-Yan
    Jiang, Tao
    Chang, Yu-Chun
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 924 - 926
12345