28 nm CMOS analog front-end channels for future pixel detectors

被引：2

作者：

Gaioni L. ^{[1
,3
]}

Fratus M. ^{[3
]}

Galliani A. ^{[3
]}

Manghisoni M. ^{[1
,3
]}

Ratti L. ^{[2
,3
]}

Re V. ^{[1
,3
]}

Riceputi E. ^{[1
,3
]}

Traversi G. ^{[1
,3
]}

机构：

[1] Università di Bergamo, Dalmine (BG)

[2] Università di Pavia, Pavia

[3] INFN, Sezione di Pavia, Pavia

来源：

Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment | 2023年 / 1045卷

关键词：

28 nm CMOS; Falaphel project; Front-end electronics; Future HEP experiments;

D O I：

10.1016/j.nima.2022.167609

中图分类号：

学科分类号：

摘要：

This work discusses the design, carried out in the framework of the INFN Falaphel project, of analog front-end circuits for future, high-rate pixel detector applications. In particular, two front-end architectures are being developed, one with Time-over-Threshold (ToT) digitization of the input signal and the other based on an in-pixel flash ADC featuring a novel, clocked comparator conceived to dramatically reduce the threshold dispersion of the front-end. The paper includes a description of the analog processors being developed. The main analog performance parameters, as obtained from circuit simulations and including equivalent noise charge and threshold dispersion, are reported. © 2022 Elsevier B.V.

引用

共 50 条

[21] Resolution limits in 130 nm and 90 nm CMOS technologies for analog front-end applications
Manghisoni, A.
Ratti, L.
Re, V.
Speziali, V.
Traversi, G.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (03) : 531 - 537
[22] Noise Characterization of 130 nm and 90 nm CMOS Technologies for Analog Front-end Electronics
Manghisoni, M.
Ratti, L.
Re, V.
Speziali, V.
Traversi, G.
2006 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOL 1-6, 2006, : 214 - 218
[23] A Novel Output Baseline Holder Circuit for CMOS Front-End Analog Channels
Corsi, F.
Foresta, M.
Marzocca, C.
Matarrese, G.
Tauro, A.
2008 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (2008 NSS/MIC), VOLS 1-9, 2009, : 751 - +
[24] A front-end for silicon pixel detectors in ALICE and LHCb
Dinapoli, R
Campbell, M
Canatore, E
Cencelli, V
Heijne, E
Jarron, P
Lamanna, P
O'Shea, V
Quiquempoix, V
Bello, DS
Snoeys, W
van Koningsveld, B
Wyllie, K
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2001, 461 (1-3): : 492 - 495
[25] A 65 nm CMOS analog processor with zero dead time for future pixel detectors
Gaioni, L.
Braga, D.
Christian, D. C.
Deptuch, G.
Fahim, F.
Nodari, B.
Ratti, L.
Re, V.
Zimmerman, T.
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2017, 845 : 595 - 598
[26] A 28 GHz front-end for phased array receivers in 180 nm CMOS process
Guo, Benqing
Wang, Xuebing
Chen, Hongpeng
MODERN PHYSICS LETTERS B, 2020, 34
[27] A 28 GHz Front-End for Phased Array Receivers Simulated in 180 nm CMOS
Wang, Xuebing
Guo, Benqing
Wu, Jingwei
Gong, Jing
2020 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE 2020), 2020, : 85 - 88
[28] Front-end electronics in a 65 nm CMOS process for high density readout of pixel sensors
Gaioni, Luigi
Manghisoni, Massimo
Ratti, Lodovico
Re, Valerio
Traversi, Gianluca
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2011, 650 (01): : 163 - 168
[29] A CMOS HDSL2 analog front-end
Gattani, A
Cline, DW
Hurst, PJ
Mosinskis, PM
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) : 1964 - 1975
[30] A High Efficiency 14-28 Gb/s Tunable Receiver Analog Front-End in 65 nm CMOS Technology
Li, Shunyu
Chu, Guang Yong
Zhu, Kezhen
Niu, Pengfei
Zhang, Shixun
Yang, Guofeng
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (07)

← 1 2 3 4 5 →