Test and diagnosis pattern generation for distinguishing stuck-at faults and bridging faults

被引:1
|
作者
Mohan N. [1 ]
Anita J.P. [1 ]
机构
[1] Department of Electronics and Communication Engineering, Amrita School of Engineering, Amrita Vishwa Vidyapeetham, Coimbatore
来源
Integration | 2022年 / 83卷
关键词
Bridging fault; Byzantine fault; Diagnosis; Stuck-at fault;
D O I
10.1016/j.vlsi.2021.12.002
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Fault diagnosis is the process of identifying a potential faulty site. It is crucial to consider bridging faults and Byzantine faults during diagnosis, as their fault effect manifests at a completely different location than the actual physical faulty site. Ignoring them may misguide the diagnosis analysis tool, thereby leading to a failed diagnosis. This paper aims at improving the precision with which a fault is identified by removing any ambiguity between a bridging fault and a stuck-at fault. It also aims at identifying Byzantine faults with improved accuracy. Experimental results confirm 100% accuracy in diagnosis for ISCAS′85, ISCAS′89, ITC′99 and IWLS′05 benchmark circuits. There is more than 10% reduction in the number of patterns needed for diagnosis as compared to previous works. It was also observed that the average value of index of the actual injected faults in the list of defect candidates is 1.6, which is 46% lesser than related previous work. For all the circuits considered in the proposed work, the defect candidate list contains only one type of fault. This indicates that the proposed method is efficient in distinguishing bridging faults from stuck-at faults even in the presence of Byzantine faults. © 2021 Elsevier B.V.
引用
收藏
页码:24 / 32
页数:8
相关论文
共 50 条
  • [31] A method of test generation for path delay faults using stuck-at fault test generation algorithms
    Ohtake, S
    Ohtani, K
    Fujiwara, H
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 310 - 315
  • [32] Genetic Algorithm Based Test Pattern Generation for Multiple Stuck-at Faults and Test Power Reduction in VLSI Circuits
    Anita, J. P.
    Vanathi, P. T.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
  • [33] STUCK-AT FAULT-TESTS IN THE PRESENCE OF UNDETECTABLE BRIDGING FAULTS
    YAMADA, T
    NANYA, T
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (08) : 758 - 761
  • [34] Physical-Aware Pattern Selection for Stuck-at Faults
    Acevedo Patino, Oscar
    Carlos Martinez-Santos, Juan
    2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017), 2017,
  • [35] UNIVERSAL TESTS FOR DETECTION OF INPUT OUTPUT STUCK-AT AND BRIDGING FAULTS
    KARPOVSKY, M
    IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (12) : 1194 - 1198
  • [36] Subsets of Primary Input Vectors in Sequential Test Generation for Single Stuck-at Faults
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (10) : 1579 - 1583
  • [37] Efficient Diagnosis of Scan Chains with Single Stuck-at Faults
    Chi, Hsin-Chou
    Tseng, His-Che
    Yang, Chih-Ling
    2009 43RD ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS, VOLS 1 AND 2, 2009, : 474 - 477
  • [38] Efficient Diagnosis of Scan Chains with Single Stuck-at Faults
    Chi, Hsin-Chou
    Tseng, Hsi-Che
    Yang, Chih-Ling
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTING, ENGINEERING AND INFORMATION, 2009, : 315 - 318
  • [39] Dynamic diagnosis of sequential circuits based on stuck-at faults
    Venkataraman, S
    Hartanto, I
    Fuchs, WK
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 198 - 203
  • [40] An Efficient Scan Chain Diagnosis for Stuck-at and Transition Faults
    Lim, Hyeonchan
    Jang, Seokjun
    Kim, Seunghwan
    Kang, Sungho
    2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 295 - 296