共 50 条
- [1] Impact of Mid-Bond Testing in 3D Stacked ICs [J]. PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 178 - 183
- [2] Oscillation Ring Testing Methodology of TSVs in 3D Stacked ICs [J]. 2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,
- [3] Optimization Methods for Post-Bond Testing of 3D Stacked ICs [J]. Journal of Electronic Testing, 2012, 28 : 103 - 120
- [4] Optimization Methods for Post-Bond Testing of 3D Stacked ICs [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (01): : 103 - 120
- [5] Testing 3D Stacked ICs for Post-Bond Partial/Complete Stack [J]. 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 522 - 525
- [6] 3D Stacked Microfluidic Cooling for High-Performance 3D ICs [J]. 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1644 - 1650
- [7] 3D stacked MEMS and ICs in a miniaturized sensor node [J]. DTIP 2009: SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS, 2009, : 74 - +
- [8] TSV Based 3D Stacked ICs: Opportunities and Challenges [J]. 2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2012, : 2 - 2
- [9] Quality versus Cost Analysis for 3D Stacked ICs [J]. 2014 IEEE 32ND VLSI TEST SYMPOSIUM (VTS), 2014,
- [10] Thermal Characterization of TSV based 3D Stacked ICs [J]. 2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 335 - 338