Systematic Power Integrity Analysis Based on Inductance Decomposition in a Multi-Layered PCB PDN

被引：1
|
作者：
Zhao B. [1 ]
Bai S. [1 ]
Connor S. [2 ]
Scearce S. [3 ]
Cocchini M. [2 ]
Achkir B. [1 ]
Ruehli A. [1 ]
Archambeault B. [1 ]
Fan J. [1 ]
Drewniak J. [1 ]
机构：
[1] Missouri University of Science and Technology, Rolla, 65401, MO
[2] Cisco Systems, Inc.
来源：
IEEE Electromagnetic Compatibility Magazine | 2020年 / 9卷 / 04期
基金：
美国国家科学基金会;
关键词：
current path; PDN impedance; Power distribution network;
D O I：
10.1109/MEMC.2020.9327998
中图分类号：
学科分类号：
摘要：
An approach is presented for power integrity analysis on multi-layer printed circuit boards in this paper. Two critical current paths are analyzed. Inductance decomposition is applied to identify the critical parameters that can influence the PDN input impedance. Two types of stack-ups are used to perform sensitivity analysis to illustrate the effectiveness of PDN design guidelines. Based on the analysis of the inductance contribution from different blocks in the PCB PDN, a systematic approach to obtain a complete understanding of PDN behavior is proposed. The approach can be used to provide design guidance in PDN design practice. © 2012 IEEE.
引用
收藏
页码：80 / 90
页数：10
相关论文
共 50 条
  • [1] Equivalent Inductance Analysis and Quantification for PCB PDN Design
    Ding, Yifan
    Zhao, Biyao
    Liang, Shuang
    Bai, Siqi
    Connor, Samuel
    Cocchini, Matteo
    Achkir, Brice
    Scearce, Stephen
    Li, Erping
    Archambeault, B.
    Fan, Jun
    Drewniak, James
    2019 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL AND POWER INTEGRITY (EMC+SIPI), 2019, : 366 - 371
  • [2] Decoupling capacitor power ground via layout analysis for multi-layered PCB PDNs
    Zhao B.
    Liang S.
    Connor S.
    Cocchini M.
    Achkir B.
    Ruehli A.
    Archambeault B.
    Fan J.
    Drewniak J.
    IEEE Electromagnetic Compatibility Magazine, 2020, 9 (03) : 84 - 94
  • [3] Multi-layered PCB distributed filter
    Bulja, S.
    Kozlov, D.
    ELECTRONICS LETTERS, 2021, 57 (03) : 135 - 138
  • [4] Placement of Shorting Vias for Power Integrity in Multi-Layered Structures
    Hsu, Ssu-Hsuan
    Cheng, Yung-Shou
    Guo, Wei-Da
    Cheng, Hung-Hsiang
    Wang, Chen-Chao
    Wu, Ruey-Beei
    2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 81 - +
  • [5] Analysis of Uncertainties in Inductance of Multi-Layered Printed-Circuit Spiral Coils
    Noh, Myounggyu
    Bui, Thien Vuong
    Le, Khanh Tan
    Park, Young-Woo
    SENSORS, 2022, 22 (10)
  • [6] Multi-layered Decomposition of Recurrent Scenes
    Russell, David
    Gong, Shaogang
    COMPUTER VISION - ECCV 2008, PT III, PROCEEDINGS, 2008, 5304 : 574 - 587
  • [7] Inductance Extraction for PCB Prelayout Power Integrity Using PMSR Method
    Cao, Ying S.
    Makharashvili, Tamar
    Cho, Jonghyun
    Bai, Siqi
    Connor, Samuel
    Archambeault, Bruce
    Jiang, Lijun
    Ruehli, Albert E.
    Fan, Jun
    Drewniak, James L.
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2017, 59 (04) : 1339 - 1346
  • [8] Signal and power integrity co-simulation for multi-layered system on package modules
    Bharath, Krishna
    Engin, Ege
    Swaminathan, Madhavan
    Uriu, Kazuhide
    Yamada, Toru
    2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 65 - +
  • [9] Printed L-probe antenna on multi-layered PCB
    Xue, Q
    Liu, YF
    Shum, KM
    IEEE ANTENNAS AND PROPAGATION SOCIETY SYMPOSIUM, VOLS 1-4 2004, DIGEST, 2004, : 2281 - 2284
  • [10] ANALYSIS OF MULTI-LAYERED FILMS
    SCARPACE, FL
    VOSS, AW
    PHOTOGRAMMETRIC ENGINEERING AND REMOTE SENSING, 1974, 40 (06): : 732 - 732
12345