A New Semi-Analytical Model for Erase Transients of 3-D Gate-All-Around (GAA) NAND Flash Memories

被引：0
|
作者：
Yoo, Jinil [1 ]
Choi, Haechan [1 ]
Shin, Hyungcheol [1 ]
机构：
[1] Seoul Natl Univ, Interuniv Semicond Res Ctr, Dept Elect & Comp Engn, Seoul 08826, South Korea
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2024年 / 71卷 / 11期
关键词：
Mathematical models; Logic gates; Numerical models; Electron traps; Tunneling; Transient analysis; Electrons; 3-D nand flash memory; amphoteric trap model (ATM); back tunneling; continuity equation; threshold voltage; RETENTION; OPERATION; DYNAMICS; OXIDE;
D O I：
10.1109/TED.2024.3454284
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this article, we introduce a new semi-analytical model to calculate the erase (ERS) transients of 3-D gate-all-around (GAA) nand flash memories. A previously proposed program (PGM) model is revised by adopting the amphoteric trap model (ATM). Injection/escape/back tunneling components are added and the influences of each are investigated. The proposed model makes a better fit with experimental data than the previous model and also successfully implements the back tunneling component.
引用
收藏
页码：6665 / 6671
页数：7
相关论文
共 48 条
  • [41] 3-D Full-Band Monte Carlo Simulation of Hot-Electron Energy Distributions in Gate-All-Around Si Nanowire MOSFETs
    Reaz, Mahmud
    Tonigan, Andrew M.
    Li, Kan
    Smith, M. Brandon
    Rony, Mohammed W.
    Gorchichko, Mariia
    O'Hara, Andrew
    Linten, Dimitri
    Mitard, Jerome
    Fang, Jingtian
    Zhang, En Xia
    Alles, Michael L.
    Weller, Robert A.
    Fleetwood, Daniel M.
    Reed, Robert A.
    Fischetti, Massimo, V
    Pantelides, Sokrates T.
    Weeden-Wright, Stephanie L.
    Schrimpf, Ronald D.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (05) : 2556 - 2563
  • [42] A novel 2-D analytical model for the electrical characteristics of a gate-all-around heterojunction tunnel field-effect transistor including depletion regions
    Usha, C.
    Vimala, P.
    Samuel, T. S. Arun
    Pandian, M. Karthigai
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (03) : 1144 - 1153
  • [43] A novel 2-D analytical model for the electrical characteristics of a gate-all-around heterojunction tunnel field-effect transistor including depletion regions
    C. Usha
    P. Vimala
    T. S. Arun Samuel
    M. Karthigai Pandian
    Journal of Computational Electronics, 2020, 19 : 1144 - 1153
  • [44] New Statistical Data and Modeling of Stress-Induced Leakage Current in 3D-NAND Floating Gate Non-Volatile Flash Memories
    Chimenton, Andrea
    Mielke, Neal R.
    Cho, Eunhwan
    Kalastirsky, Ivan
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (01) : 29 - 31
  • [45] Adaptive Artificial Neural Network-Coupled LDPC ECC as Universal Solution for 3-D and 2-D, Charge-Trap and Floating-Gate NAND Flash Memories
    Nakamura, Toshiki
    Deguchi, Yoshiaki
    Takeuchi, Ken
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (03) : 745 - 754
  • [46] Three-dimensional (3-D) analytical modeling of the threshold voltage, DIBL and subthreshold swing of cylindrical gate all around MOSFETs
    El Hamid, H. A.
    Iniguez, B.
    Roig, Jaume
    NANOSCALED SEMICONDUCTOR-ON-INSULATOR STRUCTURES AND DEVICES, 2007, : 363 - +
  • [47] A stacked SONOS technology, up to 4 levels and 6nm crystalline nanowires, with gate-all-around or independent gates (Φ-Flash), suitable for full 3D integration
    Hubert, A.
    Nowak, E.
    Tachi, K.
    Maffini-Alvaro, V.
    Vizioz, C.
    Arvet, C.
    Colonna, J. -P.
    Hartmann, J. -M.
    Loup, V.
    Baud, L.
    Pauliac, S.
    Delaye, V.
    Carabasse, C.
    Molas, G.
    Ghibaudo, G.
    De Salvo, B.
    Faynot, O.
    Ernst, T.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 591 - +
  • [48] Effect of Seed Layer on Gate-All-Around Poly-Si Nanowire Negative-Capacitance FETs With MFMIS and MFIS Structures: Planar Capacitors to 3-D FETs
    Lee, Shen-Yang
    Chen, Han-Wei
    Shen, Chiuan-Huei
    Kuo, Po-Yi
    Chung, Chun-Chih
    Huang, Yu-En
    Chen, Hsin-Yu
    Chao, Tien-Sheng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (02) : 711 - 716
12345