A Genetic Algorithm Accelerator Based on Memristive Crossbar Array for Massively Parallel Computation

被引:0
|
作者
Baghbanmanesh, Mohammadhadi [1 ]
Kong, Bai-Sun [1 ,2 ]
机构
[1] Sungkyunkwan Univ, Dept Elect & Comp Engn, Suwon 16419, South Korea
[2] Sungkyunkwan Univ, Dept Elect & Comp Engn, Suwon 16419, South Korea
来源
IEEE ACCESS | 2024年 / 12卷
关键词
Genetic algorithms; Biological cells; Memristors; Parallel processing; Computer architecture; Hardware; Complex systems; Genetic algorithm; crossbar array; memristor; processing-in-memory; HARDWARE IMPLEMENTATION; SYSTEM;
D O I
10.1109/ACCESS.2024.3452762
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Genetic algorithm (GA) has been extensively used for solving complex problems. Due to a high computational burden of finding solutions using GA, acceleration with hardware support has been a choice. In this paper, a GA accelerator based on the processing-in-memory (PIM) methodology to address the computational issue of GA is proposed. The proposed GA accelerator has a memristive crossbar array that can support parallelism with memory and computation combined. For letting the crossover operation for GA exploit massive parallelism provided by the array, a novel crossover scheme called aligned hybrid crossover is proposed, in which multiple multi-point crossovers coexist whose crossover bit positions are aligned. By using the memristive array, the mutation operation can also be done simultaneously for all required chromosome bits. Moreover, the fitness for weighted-sum computation-based 0-1 knapsack and subset-sum problems is shown to be evaluated in full parallel for the entire chromosomes in a population. The effects of memristance variation in the array on the fitness evaluation and the read margin are investigated. According to performance evaluation, the proposed GA accelerator having a 64x64 memristive crossbar array is found to reduce the clock cycles significantly for performing operations like crossover, mutation, selection, and fitness evaluation. Specifically, for executing the generational GA with a chromosome population size of 64 with each chromosome having 64 bits, the total number of clock cycles required per generation is at least 10 times reduced as compared to conventional designs.
引用
收藏
页码:122437 / 122451
页数:15
相关论文
共 50 条
  • [31] Methodology and Design of a Massively Parallel Memristive Stateful IMPLY Logic-Based Reconfigurable Architecture
    Rahman, Kamela C.
    Hammerstrom, Dan
    Li, Yiwei
    Castagnaro, Hongyan
    Perkowski, Marek A.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2016, 15 (04) : 675 - 686
  • [32] Genetic algorithm based task reordering to improve the performance of batch scheduled massively parallel scientific applications
    Sankaran, Ramanan
    Angel, Jordan
    Brown, W. Michael
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2015, 27 (17): : 4763 - 4783
  • [34] Algorithm based on massively parallel connectionist network for path planning
    Wu, Xiaotao
    Sun, Zengqi
    Deng, Zhidong
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 1996, 36 (05): : 67 - 71
  • [35] Predicting RNA H-type pseudoknots with the massively parallel genetic algorithm
    Shapiro, BA
    Wu, JC
    COMPUTER APPLICATIONS IN THE BIOSCIENCES, 1997, 13 (04): : 459 - 471
  • [36] A novel parallel and Distributed Algorithm Based on Crossbar Composite Spring Nets
    Shuai, Dianxun
    Shuai, Qing
    ICNC 2008: FOURTH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 2, PROCEEDINGS, 2008, : 267 - +
  • [37] The massively parallel genetic algorithm for RNA folding: MIMD implementation and population variation
    Shapiro, BA
    Wu, JC
    Bengali, D
    Potts, MJ
    BIOINFORMATICS, 2001, 17 (02) : 137 - 148
  • [38] Y2O3-Based Crossbar Array for Analog and Neuromorphic Computation
    Kumar, Sanjay
    Kumbhar, Dhananjay D. D.
    Park, Jun H. H.
    Kamat, Rajanish K. K.
    Dongale, Tukaram D. D.
    Mukherjee, Shaibal
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (02) : 473 - 477
  • [39] A parallel algorithm for minimum cost path computation on polymorphic processor array
    Baglietto, P
    Maresca, M
    Migliardi, M
    PARALLEL AND DISTRIBUTED PROCESSING, 1998, 1388 : 13 - 18
  • [40] A CMOS-based Resistive Crossbar Array with Pulsed Neural Network for Deep Learning Accelerator
    Yeo, Injune
    Gi, Sanggyun
    Kim, Jung-gyun
    Lee, Byung-geun
    2019 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2019), 2019, : 34 - 37