High-Speed Signal Optimization at Differential VIAs in Multilayer Printed Circuit Boards

被引:0
|
作者
Xu, Wen-Jie [1 ]
Xin, Dong-Jin [1 ,2 ]
Yang, Lei [1 ,2 ]
Zhou, Yong-Kang [1 ]
Wang, Dong [1 ,2 ]
Li, Wei-Xin [1 ,2 ]
机构
[1] Univ Jinan, Sch Informat Sci & Engn, Jinan 250022, Peoples R China
[2] Univ Jinan, Sch Informat Sci & Engn, Shandong Prov Key Lab Ubiquitous Intelligent Comp, Jinan 250022, Peoples R China
关键词
signal integrity (SI); PCB interconnection optimization; resonance; differential VIA hole design; TRANSMISSION WAVE-FORM; EYE DIAGRAM; SILICON; STUBS;
D O I
10.3390/electronics13173377
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The number of Printed Circuit Board (PCB) layers is continually increasing with the increase in data transmission rates, and the Signal Integrity (SI) of high-speed digital systems cannot be ignored. Introducing Vertical Interconnect Accesses (VIAs) in PCBs can realize the electrical connection between the top layer and the inner layers, however, VIAs represent one of the most important reasons for discontinuity between the PCBs and package. In this paper, a new optimization scheme for a differential VIA stub is proposed, with 3D full-wave numerical simulation used for modeling and simulation. Results show that this scheme optimizes the return loss and insertion loss while making the signal eye diagram more ideal, which can improve the transmission effect of high-speed signals.
引用
收藏
页数:11
相关论文
共 50 条
  • [21] Two-layer bus routing for high-speed printed circuit boards
    Ozdal, MM
    Wong, MDF
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2006, 11 (01) : 213 - 227
  • [22] Signal Integrity Analysis of High-Speed Single-Ended and Differential Vias
    Shen, Zuwei
    Tong, Jian
    [J]. EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 65 - +
  • [23] Via Design Optimization for High Speed Differential Interconnects on Circuit Boards
    Vardapetyan, Armen
    Ong, Chong-Jin
    [J]. 2020 IEEE 29TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS 2020), 2020,
  • [24] ELECTRICAL DESIGN OF SIGNAL LINES FOR MULTILAYER PRINTED-CIRCUIT BOARDS
    CHANG, CS
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1988, 32 (05) : 647 - 657
  • [25] Design of differential vias in high speed digital circuit
    Wang, Yuanqing
    Hong, Wei
    [J]. 2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 3241 - 3244
  • [26] DIFFERENTIAL SCANNING CALORIMETRY OF PREPREGS FOR MULTILAYER PRINTED-CIRCUIT BOARDS
    KRETZSCHMAR, K
    HOFFMANN, KW
    FISCHER, L
    [J]. SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1987, 16 (03): : 101 - 104
  • [27] HIGH SPEED DIGITAL PRINTED CIRCUIT BOARDS.
    Keeler, Robert
    [J]. Electronic Packaging and Production, 1986, 26 (01): : 140 - 145
  • [28] Ultimate noise isolation in high-speed digital systems on packages and printed circuit boards
    Choi, J.
    [J]. ELECTRONICS LETTERS, 2013, 49 (09) : 594 - U47
  • [29] Power Loss due to Periodic Structures in High-Speed Packages and Printed Circuit Boards
    Pathmanathan, Priya
    Jonesi, Christine Madden
    Pytel, Steven G.
    Edgar, David L.
    Huray, Paul G.
    [J]. EMPC-2011: 18TH EUROPEAN MICROELECTRONICS & PACKAGING CONFERENCE, 2011,
  • [30] Analytical Modeling of Metamaterial Differential Transmission Line Using Corrugated Ground Planes in High-Speed Printed Circuit Boards
    Kim, Myunghoi
    [J]. ELECTRONICS, 2019, 8 (03):