Enhancing Board-Level Drop Impact Reliability Through Epoxy-Based Underfill Modification

被引:0
|
作者
Noh, Taejoon [1 ]
Jeong, Haksan [1 ]
Jung, Seung-Boo [1 ]
机构
[1] Sungkyunkwan Univ, Sch Adv Mat Sci & Engn, Suwon 16419, South Korea
基金
新加坡国家研究基金会;
关键词
Soldering; Substrates; Reliability; Stress; Finite element analysis; Packaging; Scanning electron microscopy; Board-level drop impact; finite element method (FEM); reliability; Sn-3.0Ag-0.5Cu (SAC305); underfill; PACKAGE;
D O I
10.1109/TCPMT.2024.3409753
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The growing demand for compact, high-performance electronics has driven the development of advanced packaging with finer pitches. However, this progress necessitates the improvement of mechanical properties to withstand the increasingly harsh conditions of diverse applications. In this study, we conducted board-level drop impact tests using a test kit to compare soldering with and without epoxy-based underfill. We explored the effects of underfill modification with three different hardeners: amine, thiol, and peroxide. Additionally, we employed finite element analysis to simulate Von-Mises stress and investigate failure mechanisms. Our results highlight the significant enhancement of board-level drop impact reliability when underfill is used. Among the various underfills, the thiol-modified underfill demonstrated the most remarkable improvement in impact resistance. Dispensing epoxy-based underfill with a thiol hardener increased the number of drops required to cause failure by over 70 times. Notably, cracks were observed at the wafer level package component side interface in the solder, and delamination was observed at the various interfaces with underfill. The finite element analysis revealed that delamination initiates at the interfaces with underfill and subsequently propagates into the solder, as maximum stress was concentrated at the underfill corner. Ultimately, cracks began to propagate into the solder joint from the edge, resulting in overall failure. This study underscores the potential of epoxy-based underfill modification, specifically with thiol, for enhancing board-level drop impact reliability in electronic packaging.
引用
收藏
页码:1200 / 1206
页数:7
相关论文
共 50 条
  • [31] Effects of different drop test conditions on board-level reliability of chip-scale packages
    Lai, Yi-Shao
    Yang, Po-Chuan
    Yeh, Chang-Lin
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 274 - 281
  • [32] Modeling board-level four-point bend fatigue and impact drop tests
    Che, F. X.
    Pang, John H. L.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 443 - +
  • [33] Structural design optimization for board-level drop reliability of wafer-level chip-scale packages
    Tsai, Tsung-Yueh
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Chen, Rong-Sheng
    MICROELECTRONICS RELIABILITY, 2008, 48 (05) : 757 - 762
  • [34] Material Characterization of Corner and Edgebond Epoxy Adhesives for the Improvement of Board-Level Solder Joint Reliability
    Wu, H. L. Henry
    Song, Fubin
    Lo, Jeffery C. C.
    Jiang, Tong
    Newman, Keith
    Lee, S. W. Ricky
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 125 - +
  • [35] Comparison of mechanical response of PCBs subjected to product-level and board-level drop impact tests
    Ong, YC
    Shim, VPW
    Chai, TC
    Lim, CT
    PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 223 - 227
  • [36] Examination of board-level drop reliability of package-on-package stacking assemblies of different structural configurations
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Wang, Ching-Chun
    MICROELECTRONIC ENGINEERING, 2007, 84 (01) : 87 - 94
  • [37] Performance assessment on board-level drop reliability for chip scale packages (fine-pitch BGA)
    Chong, Desmond Y. R.
    Che, F. X.
    Xu, L. H.
    Toh, H. J.
    Pang, John H. L.
    Xiong, B. S.
    Lim, B. K.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 356 - +
  • [38] Effects of Different Kinds of Underfills and Temperature-Humidity Treatments on Drop Reliability of Board-Level Packages
    Noh, Bo-In
    Yoon, Jeong-Won
    Ha, Sang-Ok
    Jung, Seung-Boo
    JOURNAL OF ELECTRONIC MATERIALS, 2011, 40 (02) : 224 - 231
  • [39] Application of submodeling technique to transient drop impact analysis of board-level stacked die packages
    Hsu, Hsiang-Chen
    Hsu, Yu-Chia
    Lee, Hui-Yu
    Yeh, Chang-Lin
    Lai, Yi-Shao
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 412 - 418
  • [40] MEMS Packaging Reliability in Board-Level Drop Tests Under Severe Shock and Impact Loading Conditions-Part I: Experiment
    Meng, Jingshi
    Douglas, Stuart T.
    Dasgupta, Abhijit
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (11): : 1595 - 1603