Introducing field-programmable gate arrays in genotype phasing and imputation

被引:0
|
作者
Wienbrandt, Lars [1 ]
Ellinghaus, David [1 ]
机构
[1] Univ Kiel, Inst Clin Mol Biol, Bot Garten 11, D-24108 Kiel, Germany
来源
BIOINFORMATICS ADVANCES | 2024年 / 4卷 / 01期
关键词
FASTER; FPGA;
D O I
10.1093/bioadv/vbae114
中图分类号
Q [生物科学];
学科分类号
07 ; 0710 ; 09 ;
摘要
We recently developed EagleImp, a free software that combines genotype phasing and imputation in a single tool. By introducing algorithmic and technical improvements we accelerated the classical two-step approach using Eagle2 and PBWT. Here, we demonstrate how to use field-programmable gate arrays (FPGAs) to accelerate EagleImp even further by a factor of up to 93% without loss of phasing and imputation quality. Due to the speed advantage over a not accelerated processor-based implementation, the FPGA extension of EagleImp allows the user to choose a more resource-intensive parameter setting in exchange for computation time to further improve phasing and imputation quality.Availability and implementation EagleImp and its FPGA extension are freely available at https://github.com/ikmb/eagleimp and https://github.com/ikmb/eagleimp-fpga.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] FLEXIBILITY OF INTERCONNECTION STRUCTURES FOR FIELD-PROGRAMMABLE GATE ARRAYS
    ROSE, J
    BROWN, S
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 277 - 282
  • [22] Thermal and Power Characterization of Field-Programmable Gate Arrays
    Nowroz, Abdullah Nazma
    Reda, Sherief
    [J]. FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 111 - 114
  • [23] Special issue on field-programmable gate arrays - Introduction
    Luk, W
    Buell, D
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 12 (01): : 5 - 5
  • [24] A detailed power model for field-programmable gate arrays
    Poon, KKW
    Wilton, SJE
    Yan, A
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (02) : 279 - 302
  • [25] Fault tolerance and reliability in field-programmable gate arrays
    Stott, E.
    Sedcole, P.
    Cheung, P.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (03): : 196 - 210
  • [26] On the Use of Magnetic RAMs in Field-Programmable Gate Arrays
    Guillemenet, Y.
    Torres, L.
    Sassatelli, G.
    Bruchon, N.
    [J]. INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2008, 2008
  • [27] Field-programmable analog arrays: A floating-gate approach
    Hall, TS
    Hasler, P
    Anderson, DV
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 424 - 433
  • [28] Guest editor's introduction - Field-programmable gate arrays
    Lombardi, F
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1998, 15 (01): : 8 - 9
  • [29] Field-programmable gate arrays in a low power vision system
    Suresh, P.
    Saravanakumar, U.
    Iwendi, Celestine
    Mohan, Senthilkumar
    Srivastava, Gautam
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2021, 90
  • [30] AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD-PROGRAMMABLE GATE ARRAYS
    MOHANAKRISHNAN, S
    EVANS, JB
    [J]. IEEE SIGNAL PROCESSING LETTERS, 1995, 2 (03) : 51 - 53