THE OPTIMIZATION OF THE SPECIFIC ON-RESISTANCE OF THE VDMOS ON THE INTEGRATED PLATFORM OF VDMOS AND LDMOS

被引:0
|
作者
Cai, Xiaoqing [1 ]
Chen, Yuncong [1 ]
Liu, Donghua [1 ]
Qian, Wensheng [1 ]
机构
[1] HuaHong Grace Semicond Mfg Corp, Shanghai 201206, Peoples R China
关键词
Integrated Platform; VDMOS; Rsp;
D O I
10.1109/CSTIC61820.2024.10532086
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
As is known to all, the operation modes of vertical double-diffused MOS (VDMOS) and lateral double-diffused MOS (LDMOS) are completely different, so retaining performance of the VDMOS will be difficult to deal with the new platform due to variant working modes. A way of optimizing the key performance, specific on-resistance (Rsp) of the vertical double-diffused MOS (VDMOS) on the integrated platform is proposed in this letter. The Rsp of VDMOS is optimized by implanting impurity and long thermal process which is engaged in the platform. The T-CAD simulation and experiments results indicate that the performance of VDMOS is retained successfully.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] MODELING OF THE ON-RESISTANCE OF LDMOS, VDMOS, AND VMOS POWER TRANSISTORS
    SUN, SC
    PLUMMER, JD
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (02) : 356 - 367
  • [2] OPTIMIZATION OF BREAKDOWN VOLTAGE AND ON-RESISTANCE OF VDMOS TRANSISTORS
    DARWISH, MN
    BOARD, K
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (12) : 1769 - 1773
  • [3] A novel structure in reducing the on-resistance of a VDMOS
    Yang Yonghui
    Tang Zhaohuan
    Zhang Zhengyuan
    Liu Yong
    Wang Zhikuan
    Tan Kaizhou
    Feng Zhicheng
    [J]. JOURNAL OF SEMICONDUCTORS, 2011, 32 (02)
  • [4] MINIMIZATION OF ON-RESISTANCE OF VDMOS POWER FETS
    BYRNE, DJ
    BOARD, K
    [J]. ELECTRONICS LETTERS, 1983, 19 (14) : 519 - 521
  • [5] AN ON-RESISTANCE CLOSED FORM FOR VDMOS DEVICES
    FERNANDEZ, J
    HIDALGO, S
    PAREDES, J
    BERTA, F
    REBOLLO, J
    MILLAN, J
    SERRAMESTRES, F
    [J]. IEEE ELECTRON DEVICE LETTERS, 1989, 10 (05) : 212 - 215
  • [6] A novel structure in reducing the on-resistance of a VDMOS
    杨永晖
    唐昭焕
    张正元
    刘勇
    王志宽
    谭开洲
    冯志成
    [J]. Journal of Semiconductors, 2011, 32 (02) : 44 - 47
  • [7] GaN/Si Heterojunction VDMOS with High Breakdown Voltage and Low Specific On-Resistance
    Yang, Xin
    Duan, Baoxing
    Yang, Yintang
    [J]. MICROMACHINES, 2023, 14 (06)
  • [8] Novel Step Floating Islands VDMOS with Low Specific on-Resistance by TCAD Simulation
    Zhao, Dongyan
    Wang, Yubo
    Chen, Yanning
    Shao, Jin
    Fu, Zhen
    Duan, Baoxing
    Liu, Fang
    Li, Xiuwei
    Li, Tenghao
    Yang, Xin
    Li, Mingzhe
    Yang, Yintang
    [J]. MICROMACHINES, 2022, 13 (04)
  • [9] HIGH-VOLTAGE LOW ON-RESISTANCE VDMOS FET
    NAKAGAWA, A
    YOSHIDA, J
    UTAGAWA, T
    TSUKAKOSHI, T
    TANABE, H
    KURAMOTO, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 1982, 21 (01) : 97 - 101
  • [10] Accurate on-resistance model for low voltage VDMOS devices
    Seoul Natl Univ, Seoul, Korea, Republic of
    [J]. Solid State Electron, 2 (345-350):