共 50 条
- [2] THE OPTIMIZATION OF THE SPECIFIC ON-RESISTANCE OF THE VDMOS ON THE INTEGRATED PLATFORM OF VDMOS AND LDMOS [J]. CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
- [5] Accurate on-resistance model for low voltage VDMOS devices [J]. Solid State Electron, 2 (345-350):
- [6] Optimization of NLDMOS Structure for Higher Breakdown Voltage and Lower On-Resistance [J]. 2014 IEEE 8TH INTERNATIONAL POWER ENGINEERING AND OPTIMIZATION CONFERENCE (PEOCO), 2014, : 150 - 153
- [10] Improved On-Resistance and Breakdown Voltage Vertical GaN-based Field Effect Transistors [J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1101 - 1103