Ultra-Low Power 9T FinFET Based SRAM Cell for IoT Applications

被引:0
|
作者
Jain, Prashant U. [1 ]
Tomar, V. K. [1 ]
机构
[1] GLA Univ, Dept Elect, Mathura, UP, India
关键词
FinFET; SRAM; CMOS; Energy-Efficient; Performance; Power; ROBUST; DENSITY; READ; TECHNOLOGY; DESIGN;
D O I
10.52783/jes.2762
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The rapid proliferation of Internet of Things (IoT) devices has escalated the demand for energy-efficient memory solutions. The development of SRAM (Static Random-Access Memory) has gathered significant attention, particularly for low-power applications and portable devices. This research introduces a novel approach to ensure robust performance and operational integrity, all while adhering to stringent power constraints amidst process and temperature fluctuations. This quest for alternative nano-devices has been ignited by the scaling and channel control challenges intrinsic to CMOS technology. Among the array of alternatives, including FinFETs, TFETs, and CNTFETs, FinFETs have emerged as strong contenders. FinFET SRAMs contribute to the ongoing drive for electronic devices to become more compact and energy-efficient. They offer a distinct advantage as a promising CMOS substitute, attributed to their high performance, stability, with low power consumption characteristics at the nanoscale. The study proposes an ultra-low power 9T FinFET based SRAM cell meticulously designed for IoT applications. Leveraging the unique attributes of FinFET based 9T cell, the proposed SRAM cell is tailored to achieving minimal power consumption while maintaining inherent stability. The study assesses the performance of the proposed SRAM cells for power dissipation, stability, speed, and energy efficiency, and compares them with existing SRAM structures. The results are obtained through the Monte Carlo simulation technique, which evaluates circuit performance under specified conditions. The study achieves remarkable efficiency gains with 9T SRAM cells compared to other configurations. Additionally, the reduced read and write access times facilitate expedited data retrieval and storage operations.
引用
下载
收藏
页码:2755 / 2770
页数:16
相关论文
共 50 条
  • [41] Low-Power 9T Subthreshold SRAM Cell with Single-Ended Write Scheme
    Sinha, Anubhav
    Kumar, Vikash
    Islam, Aminul
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [42] Ultra-low power FinFET-based domino circuits
    Dadoria, Ajay Kumar
    Khare, Kavita
    Gupta, Tarun K.
    Singh, R. P.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2017, 104 (06) : 952 - 967
  • [43] Design and Development of Efficient SRAM Cell Based on FinFET for Low Power Memory Applications
    Rao, M. V. Nageswara
    Hema, Mamidipaka
    Raghutu, Ramakrishna
    Nuvvula, Ramakrishna S. S.
    Kumar, Polamarasetty P.
    Colak, Ilhami
    Khan, Baseem
    JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2023, 2023
  • [44] A novel single-ended 9T FinFET sub-threshold SRAM cell with high operating margins and low write power for low voltage operations
    Pahuja, Hitesh
    Tyagi, Mintu
    Panday, Sudhakar
    Singh, Balwinder
    INTEGRATION-THE VLSI JOURNAL, 2018, 60 : 99 - 116
  • [45] Single-Ended Near Threshold 9T SRAM for Portable Low-Power Biomedical Applications
    Kumar, Appikatla Phani
    Lorenzo, Rohit
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024,
  • [46] Combinational Access Tunnel FET SRAM for Ultra-Low Power Applications
    Yang, Libo
    Zhu, Jiadi
    Chen, Cheng
    Wang, Zhixuan
    Liu, Zexue
    Huang, Qianqian
    Ye, Le
    Huang, Ru
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [47] Ultra-low power 90nm 6T SRAM cell for wireless sensor network applications
    Ho, D.
    Iniewski, K.
    Kasnavi, S.
    Ivanov, A.
    Natarajan, S.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4131 - +
  • [48] Cascaded and Resonant SRAM Supply Boosting for Ultra-Low Voltage Cognitive IoT Applications
    Joshi, Rajiv V.
    Ziegler, Matthew M.
    Swaminathan, Karthik
    Chandramoorthy, Nandhini
    2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2018,
  • [49] Power Analysis of Bit interleaving 9T SRAM array
    Karthika, S.
    SivaMangai, N. M.
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 275 - 280
  • [50] A Double Regulated Footer And Header Voltage Technique For Ultra-Low Power IoT SRAM
    Huan Minh Vo
    2018 IEEE 4TH WORLD FORUM ON INTERNET OF THINGS (WF-IOT), 2018, : 107 - 111