An Empirical Fault Vulnerability Exploration of ReRAM-Based Process-in-Memory CNN Accelerators

被引:0
|
作者
Dorostkar, Aniseh [1 ]
Farbeh, Hamed [1 ]
Zarandi, Hamid R. [1 ]
机构
[1] Amirkabir Univ Technol, Tehran Polytech, Tehran 158754413, Iran
关键词
Circuit faults; Neural networks; Resistance; Random access memory; Virtual machine monitors; Matrix converters; Kernel; Convolutional neural networks (CNNs); fault vulnerability; hardware accelerators; processing-in-memory (PIM); resistive random-access memory (ReRAM); RRAM DEVICES;
D O I
10.1109/TR.2024.3405825
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Resistive random-access memory (ReRAM)-based processing-in-memory (PIM) accelerator is a promising platform for processing massively memory intensive matrix-vector multiplications of neural networks in parallel domain, due to its capability of analog computation, ultra-high density, near-zero leakage current, and nonvolatility. Despite many advantages, ReRAM-based accelerators are highly error-prone due to limitations of technology fabrication that lead to process variations and defects. These limitations degrade the accuracy of deep convolutional neural networks (CNNs) (Deep CNNs) running on PIM accelerators. While these CNNs accelerators are widely deployed in safety-critical systems, their vulnerability to fault is not well explored. In this article, we have developed a fault-injection framework to investigate the vulnerability of large-scale CNNs at both software- and hardware-level of inference phases. Faulty ReRAM devices are another reliability challenges due to significant degradation of classification accuracy when CNN parameters are mapped to the accelerators. To investigate this challenge, we map the CNN learning parameter to the ReRAM crossbar and inject faults into crossbar arrays. The proposed framework analyzes the impact of stuck-at high (SaH) and stuck-at low (SaL) fault models on different layers and locations of CNN learning parameters. By performing extensive fault injections, we illustrate that the vulnerability behavior of ReRAM-based PIM accelerator for CNNs is greatly impressible to the types and depth of layers, the location of the learning parameter in every layer, and the value and types of faults. Our observations show that different models have different vulnerabilities to faults. Specifically, we show that SaL further reduces classification accuracy than SaH.
引用
收藏
页码:1 / 15
页数:15
相关论文
共 50 条
  • [41] Architectural Exploration to Address the Reliability Challenges for ReRAM-Based Buffer in SSD
    Zhao, Xiaoqing
    Sun, Hongbin
    Liu, Longjun
    Yang, Yang
    Dai, Liangliang
    Wu, Xiulong
    Zhang, Ruizhi
    Wang, Jianxiao
    Zheng, Nanning
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (01) : 226 - 238
  • [42] On Minimizing Analog Variation Errors to Resolve the Scalability Issue of ReRAM-Based Crossbar Accelerators
    Kang, Yao-Wen
    Wu, Chun-Feng
    Chang, Yuan-Hao
    Kuo, Tei-Wei
    Ho, Shu-Yin
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (11) : 3856 - 3867
  • [43] Partial Sum Quantization for Reducing ADC Size in ReRAM-Based Neural Network Accelerators
    Azamat, Azat
    Asim, Faaiz
    Kim, Jintae
    Lee, Jongeun
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (12) : 4897 - 4908
  • [44] RETRANSFORMER: ReRAM-based Processing-in-Memory Architecture for Transformer Acceleration
    Yang, Xiaoxuan
    Yan, Bonan
    Li, Hai
    Chen, Yiran
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [45] A Novel ReRAM-based Processing-in-Memory Architecture for Graph Computing
    Han, Lei
    Shen, Zhaoyan
    Shao, Zili
    Huang, H. Howie
    Li, Tao
    2017 IEEE 6TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA 2017), 2017,
  • [46] Re2fresh: A Framework for Mitigating Read Disturbance in ReRAM-based DNN Accelerators
    Shin, Hyein
    Kang, Myeonggu
    Kim, Lee-Sup
    2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,
  • [47] ReHy: A ReRAM-Based Digital/Analog Hybrid PIM Architecture for Accelerating CNN Training
    Jin, Hai
    Liu, Cong
    Liu, Haikun
    Luo, Ruikun
    Xu, Jiahong
    Mao, Fubing
    Liao, Xiaofei
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2022, 33 (11) : 2872 - 2884
  • [48] DL-RSIM: A Simulation Framework to Enable Reliable ReRAM-based Accelerators for Deep Learning
    Lin, Meng-Yao
    Cheng, Hsiang-Yun
    Lin, Wei-Ting
    Yang, Tzu-Hsien
    Tseng, I-Ching
    Yang, Chia-Lin
    Hu, Han-Wen
    Chang, Hung-Sheng
    Li, Hsiang-Pang
    Chang, Meng-Fan
    2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS, 2018,
  • [49] A Novel ReRAM-Based Processing-in-Memory Architecture for Graph Traversal
    Han, Lei
    Shen, Zhaoyan
    Liu, Duo
    Shao, Zili
    Huang, H. Howie
    Li, Tao
    ACM TRANSACTIONS ON STORAGE, 2018, 14 (01)
  • [50] LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures
    Schaefer, Clemens J. S.
    Horeni, Mark
    Taheri, Pooria
    Joshi, Siddharth
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,