An Empirical Fault Vulnerability Exploration of ReRAM-Based Process-in-Memory CNN Accelerators

被引:0
|
作者
Dorostkar, Aniseh [1 ]
Farbeh, Hamed [1 ]
Zarandi, Hamid R. [1 ]
机构
[1] Amirkabir Univ Technol, Tehran Polytech, Tehran 158754413, Iran
关键词
Circuit faults; Neural networks; Resistance; Random access memory; Virtual machine monitors; Matrix converters; Kernel; Convolutional neural networks (CNNs); fault vulnerability; hardware accelerators; processing-in-memory (PIM); resistive random-access memory (ReRAM); RRAM DEVICES;
D O I
10.1109/TR.2024.3405825
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Resistive random-access memory (ReRAM)-based processing-in-memory (PIM) accelerator is a promising platform for processing massively memory intensive matrix-vector multiplications of neural networks in parallel domain, due to its capability of analog computation, ultra-high density, near-zero leakage current, and nonvolatility. Despite many advantages, ReRAM-based accelerators are highly error-prone due to limitations of technology fabrication that lead to process variations and defects. These limitations degrade the accuracy of deep convolutional neural networks (CNNs) (Deep CNNs) running on PIM accelerators. While these CNNs accelerators are widely deployed in safety-critical systems, their vulnerability to fault is not well explored. In this article, we have developed a fault-injection framework to investigate the vulnerability of large-scale CNNs at both software- and hardware-level of inference phases. Faulty ReRAM devices are another reliability challenges due to significant degradation of classification accuracy when CNN parameters are mapped to the accelerators. To investigate this challenge, we map the CNN learning parameter to the ReRAM crossbar and inject faults into crossbar arrays. The proposed framework analyzes the impact of stuck-at high (SaH) and stuck-at low (SaL) fault models on different layers and locations of CNN learning parameters. By performing extensive fault injections, we illustrate that the vulnerability behavior of ReRAM-based PIM accelerator for CNNs is greatly impressible to the types and depth of layers, the location of the learning parameter in every layer, and the value and types of faults. Our observations show that different models have different vulnerabilities to faults. Specifically, we show that SaL further reduces classification accuracy than SaH.
引用
收藏
页码:1 / 15
页数:15
相关论文
共 50 条
  • [11] Runtime Row/Column Activation Pruning for ReRAM-based Processing-in-Memory DNN Accelerators
    Jiang, Xikun
    Shen, Zhaoyan
    Sun, Siqing
    Yin, Ping
    Jia, Zhiping
    Ju, Lei
    Zhang, Zhiyong
    Yu, Dongxiao
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [12] Fault-Free: A Framework for Analysis and Mitigation of Stuck-at-Fault on Realistic ReRAM-Based DNN Accelerators
    Shin, Hyein
    Kang, Myeonggu
    Kim, Lee-Sup
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (07) : 2011 - 2024
  • [13] XB-SIM*: A Simulation Framework for Modeling and Exploration of ReRAM-Based CNN Acceleration Design
    Xiang Fei
    Youhui Zhang
    Weimin Zheng
    Tsinghua Science and Technology, 2021, 26 (03) : 322 - 334
  • [14] Learning to Train CNNs on Faulty ReRAM-based Manycore Accelerators
    Joardar, Biresh Kumar
    Doppa, Janardhan Rao
    Li, Hai
    Chakrabarty, Krishnendu
    Pande, Partha Pratim
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2021, 20 (05)
  • [15] XB-SIM*: A Simulation Framework for Modeling and Exploration of ReRAM-Based CNN Acceleration Design
    Fei, Xiang
    Zhang, Youhui
    Zheng, Weimin
    TSINGHUA SCIENCE AND TECHNOLOGY, 2021, 26 (03) : 322 - 334
  • [16] 3A-ReRAM: Adaptive Activation Accumulation in ReRAM-Based CNN Accelerator
    Zhang, Zihan
    Jiang, Jianfei
    Wang, Qin
    Mao, Zhigang
    Jing, Naifeng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (01) : 176 - 188
  • [17] Effective Zero Compression on ReRAM-based Sparse DNN Accelerators
    Shin, Hoon
    Park, Rihae
    Lee, Seung Yul
    Park, Yeonhong
    Lee, Hyunseung
    Lee, Jae W.
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 949 - 954
  • [18] Design Exploration of ReRAM-Based Crossbar for Al Inference
    Halawani, Yasmin
    Mohammad, Baker
    Saleh, Hani
    IEEE ACCESS, 2021, 9 : 70430 - 70442
  • [19] Cycle-to-Cycle Variation Suppression in ReRAM-Based AI Accelerators
    Fu, Jingyan
    Liao, Zhiheng
    Wang, Jinhui
    2023 IEEE PHYSICAL ASSURANCE AND INSPECTION OF ELECTRONICS, PAINE, 2023, : 47 - 52
  • [20] CRPIM: An efficient compute-reuse scheme for ReRAM-based Processing-in-Memory DNN accelerators
    Hong, Shihao
    Chung, Yeh-Ching
    JOURNAL OF SYSTEMS ARCHITECTURE, 2024, 153