共 50 条
- [1] Power Consumption of Logic Circuits in Ambipolar Carbon Nanotube Technology 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 303 - 306
- [2] Delay Modeling of CMOS/CPL logic circuits 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5613 - 5616
- [3] Power·delay product in COSMOS logic circuits Journal of Computational Electronics, 2006, 5 : 305 - 309
- [5] METHODS FOR LOGIC SIMULATION AND DELAY MODELING IN DIGITAL CIRCUITS AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1990, 44 (02): : 104 - 113
- [7] Low power domino logic circuits in deep-submicron technology using CMOS ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2018, 21 (04): : 625 - 638
- [8] Circuits for low power consumption in GaAs technology XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 200 - 203
- [9] Design method for constant power consumption of differential logic circuits DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 628 - 633