A Novel 1T-DRAM Fabricated With 22 nm FD-SOI Technology

被引:1
|
作者
Xie, H. [1 ]
Zhang, W. [1 ]
Zhou, P. [2 ]
Cristoloveanu, S. [3 ]
Xu, Y. [4 ,5 ]
Liu, F. Y. [6 ]
Wan, J. [1 ]
机构
[1] Fudan Univ, Sch Informat Sci & Technol, Shanghai 200433, Peoples R China
[2] Fudan Univ, Sch Microelect, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China
[3] Univ Grenoble Alpes, CNRS, IMEP, Grenoble Inst Technol,LAHC, F-38360 Grenoble, France
[4] Guangdong Greater Bay Area Inst Integrated Circuit, Guangzhou 510535, Peoples R China
[5] Nanjing Univ Posts & Telecommun, Coll Integrated Circuit Sci & Engn, Nanjing 210003, Peoples R China
[6] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
关键词
1T-DRAM; IS-DRAM; in-situ sensing; non-destructive reading; FD-SOI; 22nm technology; RANDOM-ACCESS MEMORY; DRAM CELL; 1T DRAM;
D O I
10.1109/LED.2024.3368522
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel single-transistor dynamic random access memory (1T-DRAM) named IS-DRAM (in-situ sensing DRAM) which combines non-destructive reading with compact footprint is experimentally demonstrated with advanced 22nm fully depleted silicon-on-insulator (FD-SOI) technology. Unlike conventional 1T-DRAM using floating-body effect in SOI, the IS-DRAM stores charge in the substrate beneath the buried oxide (BOX). The stored charge modulates the drain current of the top Si transistor through interface coupling effect, and thus the state of the memory is "in-situ" read out. A buried accessing diode is formed in the substrate in order to write and erase the stored charge. Excellent writing time and retention reaching 10ns and 94ms at 85 degrees respectively have been measured in IS-DRAM with 26 nm gate length.
引用
收藏
页码:558 / 561
页数:4
相关论文
共 50 条
  • [21] A 140 GHz T/R Front-End Module in 22 nm FD-SOI CMOS
    Tang, Xinyan
    Johan Nguyen
    Mangraviti, Giovanni
    Zong, Zhiwei
    Wambacq, Piet
    [J]. 2021 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2021, : 35 - 38
  • [22] Radiation Resistance of SOI Pixel Devices Fabricated With OKI 0.15 μm FD-SOI Technology
    Hara, Kazuhiko
    Kochiyama, Mami
    Mochizuki, Ai
    Sega, Tomoko
    Arai, Yasuo
    Fukuda, Koichi
    Hayashi, Hirokazu
    Hirose, Minoru
    Ida, Jiro
    Ikeda, Hirokazu
    Ikegami, Yoichi
    Ikemoto, Yukiko
    Kawai, Yasuaki
    Kohriki, Takashi
    Komatsubara, Hirotaka
    Miyake, Hideki
    Miyoshi, Toshinobu
    Ohno, Morifumi
    Okihara, Masao
    Terada, Susumu
    Tsuboyama, Toru
    Unno, Yoshinobu
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (05) : 2896 - 2904
  • [23] Novel Vertical SOI-Based 1T-DRAM With Trench Body Structure
    Lin, Jyi-Tsong
    Lin, Po-Hsieh
    Eng, Yi-Chuen
    Chen, Yun-Ru
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (06) : 1872 - 1877
  • [24] Radiation Resistance of SOI Pixel Devices Fabricated with OKI 0.15μm FD-SOI Technology
    Hara, K.
    Kochiyama, M.
    Mochizuki, A.
    Sega, T.
    Arai, Y.
    Fukuda, K.
    Hayashi, H.
    Hirose, M.
    Ida, J.
    Ikeda, H.
    Ikegami, Y.
    Ikemoto, Y.
    Ishino, H.
    Kawai, Y.
    Kohriki, T.
    Komatsubara, H.
    Miyake, H.
    Miyoshi, T.
    Ohno, M.
    Okihara, M.
    Terada, S.
    Tsuboyama, T.
    Unno, Y.
    [J]. 2008 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (2008 NSS/MIC), VOLS 1-9, 2009, : 644 - +
  • [25] Design and Analysis of a 28 GHz T/R Front-End Module in 22-nm FD-SOI CMOS Technology
    Tang, Xinyan
    Liu, Yao
    Mangraviti, Giovanni
    Zong, Zhiwei
    Khalaf, Khaled
    Zhang, Yang
    Wu, Wei-Min
    Chen, Shih-Hung
    Debaillie, Bjorn
    Wambacq, Piet
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2021, 69 (06) : 2841 - 2853
  • [26] Evaluation of Performance in Vertical 1T-DRAM and Planar 1T-DRAM
    Norifusa, Yuto
    Endoh, Tetsuo
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (05) : 847 - 853
  • [27] A new sharp switch device integrated in 28 nm FD-SOI technology
    Bedecarrats, Thomas
    Fenouillet-Beranger, Claire
    Cristoloveanu, Sorin
    Galy, Philippe
    [J]. 2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [28] Evaluation of Dual Mode Logic in 28nm FD-SOI Technology
    Taco, Ramiro
    Levi, Itamar
    Lanuzza, Marco
    Fish, Alexander
    [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2775 - 2778
  • [29] GLOBALFOUNDRIES extends FDX roadmap with 12nm FD-SOI technology
    不详
    [J]. SOLID STATE TECHNOLOGY, 2016, 59 (07) : 4 - +
  • [30] Silicon thickness monitoring strategy for FD-SOI 28nm technology
    Cros, Antoine
    Monsieur, Frederic
    Carminati, Yann
    Normandon, Philippe
    Petit, David
    Arnaud, Franck
    Rosa, Julien
    [J]. PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS 2015), 2015, : 65 - 69