NIL Solutions using Computational Lithography for Semiconductor Device Manufacturing

被引:0
|
作者
Aihara, Sentaro [1 ]
Yamamoto, Kenji [1 ]
Nakano, Yukio [1 ]
Kijima, Hiromu [1 ]
Jimbo, Satoru [2 ]
Evans, Humberto [3 ]
Ishida, Shingo [1 ]
Fujimoto, Masayoshi [1 ]
Takami, Shota [2 ]
Oguchi, Yuichiro [2 ]
Seki, Junichi [2 ]
Asano, Toshiya [1 ]
Morimoto, Osamu [1 ]
机构
[1] Canon Inc, 20-2 Kiyohara Kogyodanchi, Utsunomiya, Tochigi 3213292, Japan
[2] Canon Inc, 30-2 Shimomaruko 3 Chome,Ohta Ku, Tokyo 1468501, Japan
[3] Canon Nanotechnol Inc, 1807 West Braker Lane,C-300, Austin, TX USA
来源
关键词
nanoimprint lithography; NIL; simulation; fluid structure interaction; computation fluid dynamics; CFD; FSI; STEP;
D O I
10.1117/12.3009839
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Computational technologies are still in the course of development for nanoimprint lithography (NIL). Only a few simulators are applicable to the nanoimprint process, and these simulators are desired by device manufacturers as part of their daily toolbox. The most challenging issue in NIL process simulation is the scale difference of each component of the system. The template pattern depth and the residual resist film thickness are generally of the order of a few tens of nanometers, while the process needs to work over the entire shot size, which is typically of the order of 10 mm square. This amounts to a scale difference of the order of 106. Therefore, in order to calculate the nanoimprint process with conventional fluid structure interaction (FSI) simulators, an enormous number of meshes is required, which results in computation times that are unacceptable. To support all lithographic systems, Canon has introduced "Lithography Plus", a software solution capable of anomaly detection, automatic recovery, trouble flow prediction and remote support. The software is now under development specifically for NIL. Because NIL is a rheological process, to software must address a completely new work flow. In this paper, we introduce the methods used to create drop patterns and refinements to the NIL process simulator which can be applied to predict resist filling and, in the future, be used to make corrections to the drop pattern virtually, thereby eliminating time consuming on-tool verification. Finally, we discuss the development of virtual metrology software that incorporates artificial intelligence to provide fast feedback on key tool outputs such as overlay.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Nanoimprint Lithography Materials Development for Semiconductor Device Fabrication
    Costner, Elizabeth A.
    Lin, Michael W.
    Jen, Wei-Lun
    Willson, C. Grant
    ANNUAL REVIEW OF MATERIALS RESEARCH, 2009, 39 : 155 - 180
  • [22] Using FlexRay in Computational Lithography
    Socha, Robert
    Shao, Wenjin
    van Dommelen, Youri
    Oorschot, Dorothe
    Meggens, Henry
    Vellanki, Venu
    van Adrichem, Paul
    Xie, Xu
    Gau, Justin
    Aldana, Rafael
    Du, Fei
    Goossens, Ronald
    Yu, Zongchang
    Reijnen, Liesbeth
    Knops, Roel
    Schreel, Koen
    Hsu, Stephen
    Chen, Luoqi
    Gronlund, Keith
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (06)
  • [23] Using FlexRay in computational lithography
    Socha, Robert
    Shao, Wenjin
    Van Dommelen, Youri
    Oorschot, Dorothe
    Meggens, Henry
    Vellanki, Venu
    Van Adrichem, Paul
    Xie, Xu
    Gau, Justin
    Aldana, Rafael
    Du, Fei
    Goossens, Ronald
    Yu, Zongchang
    Reijnen, Liesbeth
    Knops, Roel
    Schreel, Koen
    Hsu, Stephen
    Chen, Luoqi
    Gronlund, Keith
    Japanese Journal of Applied Physics, 2011, 50 (6 PART 2)
  • [24] Simulation of the circuit performance impact of lithography in nanoscale semiconductor manufacturing
    Choi, MK
    Milor, L
    Capodieci, L
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 219 - 222
  • [25] Step and Flash Imprint Lithography for Semiconductor High Volume Manufacturing?
    Malloy, M.
    Litt, L. C.
    ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES II, 2010, 7637
  • [26] Step and Flash Imprint Lithography for Semiconductor High Volume Manufacturing
    Malloy, M.
    Litt, L. C.
    JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2010, 23 (05) : 749 - 756
  • [27] Computational intelligence characterization method of semiconductor device
    Liau, E
    Schmitt-Landsiedel, D
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 456 - 461
  • [28] E-BEAM EXPOSURE FOR SEMICONDUCTOR-DEVICE LITHOGRAPHY
    WEBER, EV
    MOORE, RD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1978, 25 (11) : 1339 - 1339
  • [29] E-BEAM EXPOSURE FOR SEMICONDUCTOR-DEVICE LITHOGRAPHY
    WEBER, EV
    MOORE, RD
    SOLID STATE TECHNOLOGY, 1979, 22 (05) : 61 - 67
  • [30] Study on Immersion Lithography Defectivity Improvement in Memory Device Manufacturing
    He, Weiming
    Hu, Huayong
    Wu, Qiang
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXIX, 2015, 9424