NIL Solutions using Computational Lithography for Semiconductor Device Manufacturing

被引:0
|
作者
Aihara, Sentaro [1 ]
Yamamoto, Kenji [1 ]
Nakano, Yukio [1 ]
Kijima, Hiromu [1 ]
Jimbo, Satoru [2 ]
Evans, Humberto [3 ]
Ishida, Shingo [1 ]
Fujimoto, Masayoshi [1 ]
Takami, Shota [2 ]
Oguchi, Yuichiro [2 ]
Seki, Junichi [2 ]
Asano, Toshiya [1 ]
Morimoto, Osamu [1 ]
机构
[1] Canon Inc, 20-2 Kiyohara Kogyodanchi, Utsunomiya, Tochigi 3213292, Japan
[2] Canon Inc, 30-2 Shimomaruko 3 Chome,Ohta Ku, Tokyo 1468501, Japan
[3] Canon Nanotechnol Inc, 1807 West Braker Lane,C-300, Austin, TX USA
来源
关键词
nanoimprint lithography; NIL; simulation; fluid structure interaction; computation fluid dynamics; CFD; FSI; STEP;
D O I
10.1117/12.3009839
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Computational technologies are still in the course of development for nanoimprint lithography (NIL). Only a few simulators are applicable to the nanoimprint process, and these simulators are desired by device manufacturers as part of their daily toolbox. The most challenging issue in NIL process simulation is the scale difference of each component of the system. The template pattern depth and the residual resist film thickness are generally of the order of a few tens of nanometers, while the process needs to work over the entire shot size, which is typically of the order of 10 mm square. This amounts to a scale difference of the order of 106. Therefore, in order to calculate the nanoimprint process with conventional fluid structure interaction (FSI) simulators, an enormous number of meshes is required, which results in computation times that are unacceptable. To support all lithographic systems, Canon has introduced "Lithography Plus", a software solution capable of anomaly detection, automatic recovery, trouble flow prediction and remote support. The software is now under development specifically for NIL. Because NIL is a rheological process, to software must address a completely new work flow. In this paper, we introduce the methods used to create drop patterns and refinements to the NIL process simulator which can be applied to predict resist filling and, in the future, be used to make corrections to the drop pattern virtually, thereby eliminating time consuming on-tool verification. Finally, we discuss the development of virtual metrology software that incorporates artificial intelligence to provide fast feedback on key tool outputs such as overlay.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] The Advantages of Nanoimprint Lithography for Semiconductor Device Manufacturing
    Sakai, Keita
    Yamamoto, Kiyohito
    Hiura, Hiromi
    Nakayama, Takahiro
    Asano, Toshiya
    Hayashi, Tomohiko
    Takabayashi, Yukio
    Iwanaga, Takehiko
    Resnick, Douglas J.
    NOVEL PATTERNING TECHNOLOGIES FOR SEMICONDUCTORS, MEMS/NEMS, AND MOEMS 2019, 2019, 10958
  • [2] The Advantages of Nanoimprint Lithography for Semiconductor Device Manufacturing
    Asano, Toshiya
    Sakai, Keita
    Yamamoto, Kiyohito
    Hiura, Hiromi
    Nakayama, Takahiro
    Hayashi, Tomohiko
    Takabayashi, Yukio
    Iwanaga, Takehiko
    Resnick, Douglas J.
    XXVI SYMPOSIUM ON PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY (PHOTOMASK JAPAN 2019), 2019, 11178
  • [3] LithoBench: Benchmarking AI Computational Lithography for Semiconductor Manufacturing
    Zheng, Su
    Yang, Haoyu
    Zhu, Binwu
    Yu, Bei
    Wong, Martin D. F.
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 36 (NEURIPS 2023), 2023,
  • [4] High Volume Semiconductor Manufacturing using Nanoimprint Lithography
    Hamaya, Zenichi
    Seki, Junichi
    Asano, Toshiya
    Sakai, Keita
    Aghili, Ali
    Mizuno, Makoto
    Choi, Jin
    Jones, Chris
    PHOTOMASK TECHNOLOGY 2018, 2018, 10810
  • [5] High Volume Semiconductor Manufacturing Using Nanoimprint Lithography
    Takabayashi, Yukio
    Iwanaga, Takehiko
    Hiura, Mitsuru
    Morohoshi, Hiroshi
    Hayashi, Tatsuya
    Komaki, Takamitsu
    Morimoto, Osamu
    Sakai, Keita
    Zhang, Wei
    Cherala, Anshuman
    Im, Se-Hyuk
    Meissl, Mario
    Choi, Jin
    2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020), 2020,
  • [6] HIGH VOLUME SEMICONDUCTOR MANUFACTURING USING NANOIMPRINT LITHOGRAPHY
    Sakai, Keita
    2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [7] Lithography simulation in semiconductor manufacturing
    Mack, CA
    Advanced Microlithography Technologies, 2005, 5645 : 63 - 83
  • [8] Control of lithography in semiconductor manufacturing
    Martinez, Victor M.
    Edgar, Thomas F.
    IEEE CONTROL SYSTEMS MAGAZINE, 2006, 26 (06): : 46 - 55
  • [9] Application of Directed Self-Assembly Lithography to Semiconductor Device Manufacturing Process
    Seino, Yuriko
    Kato, Hirokazu
    Yonemitsu, Hiroki
    Sato, Hironobu
    Kanno, Masahiro
    Kobayashi, Katsutoshi
    Kawanishi, Ayako
    Azuma, Tsukasa
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2015, 98 (04) : 59 - 64
  • [10] Lithography reticle scheduling in semiconductor manufacturing
    Lee, Chia-Yen
    Wu, Cheng-Man
    Hsu, Chia-Yi
    Xie, Hui-Hua
    Fang, Yu-Hsueh
    ENGINEERING OPTIMIZATION, 2024, 56 (11) : 1826 - 1844