Design and analysis of Two stage op-amp in 180nm CMOS Process

被引：0

作者：

Smrithi, V. ^{[1
]}

Sam, D. S. Shylu ^{[1
]}

Manoj, G. ^{[1
]}

机构：

[1] Karunya Inst Technol & Sci, Dept Elect & Commun Engn, Coimbatore, India

来源：

2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024 | 2024年

关键词：

CMOS; op-amp; gain; slew rate; cadence; HIGH-SPEED; AMPLIFIER; OPTIMIZATION;

D O I：

10.1109/ICDCS59278.2024.10560977

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Operational amplifiers are an integral part of an electronic system. Typical uses of the operational amplifier are amplifiers, oscillators, filters and also used in many types of instrumentation circuits. Two stage CMOS opamp is widely accepted due to its simplicity in design topology and its robustness. The design of op-amps continues to pose a challenge as the supply voltage and transistor channel lengths scale down with each generation of CMOS technologies. Operational amplifier is very high gain differential amplifier with high input impedance and low output impedance. Simulation results shows that the power dissipation, Gain and CMRR of the proposed op-amp is 1.3mW, 60dB and 48.7dB in 180 nm CMOS Process.

引用

页码：253 / 257

页数：5

共 50 条

[21] Performance Enhanced Op-Amp for 65nm CMOS Technologies and Below
Perez, Aldo Pena
Maloberti, Franco
[J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 201 - 204
[22] A Two Stage Op-Amp Phase Margin Symbolic Expression
Gheorghe, Alexandru Gabriel
Marin, Mihai Eugen
[J]. 22ND INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS, COMMUNICATIONS AND COMPUTERS (CSCC 2018), 2018, 210
[23] Sizing of Two Stage Op-Amp Using OHS algorithm
Mallick, Soumen
Suman, Kumari
Kar, Rajib
Mandal, Durbadal
Ghoshal, Sakti Prasad
[J]. 2017 INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON), 2017,
[24] A new approach for CMOS op-amp synthesis
Mandal, P
Visvanathan, V
[J]. TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 189 - 194
[25] Design and Implementation of Sample and Hold Circuit in 180nm CMOS Technology
Prakruthi, T. G.
Yellampalli, Siva
[J]. 2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 1148 - 1151
[26] CMOS op-amp with battery save feature
不详
[J]. ELECTRONIC ENGINEERING, 2000, 72 (879): : 30 - 30
[27] Application of Improved PSO for Optimal Design of CMOS Two-stage Op-amp using Nulling Resistor Compensation Circuit
De, Bishnu Prasad
Maji, K. B.
Kar, R.
Mandal, D.
Ghoshal, S. P.
[J]. PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 110 - 115
[28] GPCAD: A tool for CMOS op-amp synthesis
Hershenson, MD
Boyd, SP
Lee, TH
[J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 296 - 303
[29] Voltage Buffer Compensation using Flipped Voltage Follower in a Two-Stage CMOS Op-amp
Pakala, Sri Harsh
Manda, Mahender
Surkanti, Punith R.
Garimella, Annajirao
Furth, Paul M.
[J]. 2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
[30] 1.2-V CMOS op-amp with a dynamically biased output stage
Giustolisi, G
Palmisano, G
Palumbo, G
Segreto, T
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (04) : 632 - 636

← 1 2 3 4 5 →