TID effects on a 110 nm CMOS technology for fully depleted monolithic sensors

被引：0

作者：

Ratti, L. ^{[1
,2
]}

Giroletti, S. ^{[1
,2
]}

Manghisoni, M. ^{[3
]}

Mattiazzo, S. ^{[4
,5
]}

Re, V. ^{[2
,3
]}

Torilla, G. ^{[1
,2
]}

Traversi, G. ^{[2
,3
]}

Vacchi, C. ^{[1
,2
]}

机构：

[1] Univ Pavia, Dipartimento Ingn Ind & Informaz, I-27100 Pavia, Italy

[2] INFN Pavia, I-27100 Pavia, Italy

[3] Dipartimento Ingn Sci & Applicate, I-24044 Dalmine, BG, Italy

[4] Univ Padua, Dipartimento Fis & Astron, I-35131 Padua, Italy

[5] INFN Padova, I-35131 Padua, Italy

来源：

2022 22ND EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, RADECS | 2022年

关键词：

Total ionizing dose; electronic noise; CMOS; analog front-end;

D O I：

10.1109/RADECS55911.2022.10412411

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper investigates the effects of ionizing radiation on NMOS and PMOS transistors belonging to a 110 nm CMOS technology used in the design of fully depleted sensors for applications to particle and astro-particle physics and medical radio-diagnostic equipment. The work is focused in particular on electronic noise, also as a tool for studying the degradation process induced by total ionizing dose (TID) in the analog performance of the technology. The characterization results can be leveraged for the design of low noise, rad-hard front-end processors for monolithic sensors in a 110 nm process.

引用

页码：91 / 94

页数：4

共 50 条

[31] Fully-depleted SOI process optimization for 60nm CMOS transistors
Fenouillet-Beranger, C
Fruleux, F
Talbot, A
Tosti, L
Palla, R
Cassé, M
Carriere, N
Grouillet, A
Raynaud, C
Giffard, B
Skotnicki, T
2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 31 - 32
[32] Charge Signal Processors in a 130 nm CMOS Technology for the Sparse Readout of Small Pitch Monolithic and Hybrid Pixel Sensors
Traversi, Gianluca
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (05) : 2391 - 2400
[33] Simulation of Total Ionizing Dose (TID) Effects Mitigation Technique for 22 nm Fully-Depleted Silicon-on-Insulator (FDSOI) Transistor
Yan, Gangping
Bi, Jinshun
Xu, Gaobo
Xi, Kai
Li, Bo
Fan, Linjie
Yin, Huaxiang
IEEE ACCESS, 2020, 8 : 154898 - 154905
[34] Monte Carlo simulations of Fully Depleted CMOS pixel sensors for radiation detection applications
Ferrero, Chiara
Neubuser, Coralie
Pancheri, Lucio
Rivetti, Angelo
2023 18TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME, 2023, : 101 - 104
[35] Fully depleted SOI-CMOS technology for high temperature IC applications
Universite Catholique de Louvain, Louvain-la-Neuve, Belgium
Mater Sci Eng B Solid State Adv Technol, 1-3 (1-7):
[36] Fully Depleted Monolithic Active Microstrip Sensors: TCAD Simulation Study of an Innovative Design Concept
De Cilladi, Lorenzo
Corradino, Thomas
Dalla Betta, Gian-Franco
Neubuser, Coralie
Pancheri, Lucio
SENSORS, 2021, 21 (06) : 1 - 25
[37] SEE and TID characterization of an 8 Gbps SST transmitter in a 28 nm bulk CMOS technology
Liang, Bin
Chen, Jianjun
Chi, Yaqing
Yuan, Hengzhou
Wen, Yi
Yao, Xiaohu
Sun, Hanhan
MICROELECTRONICS RELIABILITY, 2023, 142
[38] Fully depleted SOI-CMOS technology for high temperature IC applications
Gentinne, B
Eggermont, JP
Flandre, D
Colinge, JP
MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 1997, 46 (1-3): : 1 - 7
[39] Smart Cut™ Technology Provides Excellent Layer Uniformity for Fully Depleted CMOS
Daval, N.
Schwarzenbach, W.
Moulin, C.
Bonnin, O.
Barec, V.
Kononchuk, O.
Maddalon, C.
Robson, T.
Nguyen, B. -Y.
Mazure, C.
Maleville, C.
2013 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), 2013,
[40] CACTUS: a depleted monolithic active timing sensor using a CMOS radiation hard technology
Degerli, Y.
Guilloux, F.
Guyot, C.
Meyer, J. P.
Ouraou, A.
Schwemling, P.
Apresyan, A.
Heller, R.
Mohd, M.
Pena, C.
Xie, S.
Hemperek, T.
JOURNAL OF INSTRUMENTATION, 2020, 15 (06)

← 1 2 3 4 5 →