A light-weight neuromorphic controlling clock gating based multi-core cryptography platform

被引:0
|
作者
Dong, Pham-Khoi [1 ]
Dang, Khanh N. [2 ]
Nguyen, Duy-Anh [1 ]
Tran, Xuan-Tu [1 ]
机构
[1] Vietnam Natl Univ, Hanoi VNU, VNU Informat Technol Inst, Hanoi 123106, Vietnam
[2] Univ Aizu, Grad Sch Comp Sci & Engn, Adapt Syst Lab, Aizu Wakamatsu, Fukushima 9658580, Japan
关键词
AES; High-throughput; Multi-core; Cryptography; Spiking neural network; Neuromorphic; Brain-inspired computing; HIGH-THROUGHPUT; MANAGEMENT; ALGORITHM; INTERNET; THINGS;
D O I
10.1016/j.micpro.2024.105040
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
While speeding up cryptography tasks can be accomplished by using a multi-core architecture to parallelize computation, one of the major challenges is optimizing power consumption. In principle, depending on the computation workload, individual cores can be turned off to save power during operation. However, too few active cores may lead to computational bottlenecks. In this work, we propose a novel platform named SpikeMCryptCores: a low-power multi-core AES platform with a neuromorphic controller. The proposed SpikeMCryptCores platform is composed of multiple AES cores, each core is equipped with a clock-gating scheme for reducing its power consumption while being idle. To optimize the power consumption of the whole platform, we use a neuromorphic controller. Therefore, a comprehensive framework to generate a data set, train the neural network, and produce hardware configuration for the Spiking Neural Network (SNN), a brain-inspired computing paradigm, is also presented in this paper. Moreover, Spike-MCryptCores integrates the hardware SNN inside its architecture to support low-cost and low-latency adaptations. The results show that implemented SNN controller occupies only 2.3 % of the overall area cost while providing the ability to reduce power consumption significantly. The lightweight SNN controller model is trained and tested with up to 95 % accuracy. The maximum difference between the predicted number of cores and the ideal one from the label is one unit only. Under 24 test scenarios, a SNN controller with clock-gating helps Spike-MCryptCores reducing the power consumption by 48.6 % on the average; by 67 % for the best-case scenario, and by 39 % for the worst-case scenario.
引用
收藏
页数:15
相关论文
共 50 条
  • [1] Neuron Model Database for Arm-Based Multi-Core Neuromorphic Computing
    Gong, Bo
    Wang, Jiang
    Chang, Siyuan
    Liu, Weitong
    Wang, Jixuan
    Wei, Xile
    2023 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, I2MTC, 2023,
  • [2] A Design of the Trusted Platform Module Based on Multi-Core Processor
    Wang Yubo
    Mao Junjie
    2011 INTERNATIONAL CONFERENCE ON FUTURE COMPUTER SCIENCE AND APPLICATION (FCSA 2011), VOL 3, 2011, : 538 - 541
  • [3] A Parallel Image Processing Platform based on Multi-Core DSP
    Wang, Guodong
    Liu, Xiaojian
    2017 16TH IEEE/ACIS INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE (ICIS 2017), 2017, : 775 - 779
  • [4] A Parallel Image Processing Platform based on Multi-Core DSP
    Wang, Guodong
    Liu, Xiaojian
    2017 16TH IEEE/ACIS INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE (ICIS 2017), 2017, : 185 - 189
  • [5] A parallel HEVC encoder scheme based on Multi-core platform
    Jun, Shu
    Dong, Hu
    PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 375 - 381
  • [6] An FPGA-Based Experiment Platform for Multi-Core System
    Xing, Jianguo
    Zhao, Wenmin
    Hu, Hua
    PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE FOR YOUNG COMPUTER SCIENTISTS, VOLS 1-5, 2008, : 2567 - 2571
  • [7] A multi-core debug platform for NoC-Based systems
    Tang, Shan
    Xu, Qiang
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 870 - 875
  • [8] TCP/IP Acceleration Stack Based on Multi-core Platform
    Xu Baiquan
    2014 SIXTH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION (ICMTMA), 2014, : 651 - 655
  • [9] Design of parallel HEVC decoder based on Multi-core platform
    Fang, Di
    Hu, Dong
    WIRELESS COMMUNICATION AND SENSOR NETWORK, 2016, : 1003 - 1009
  • [10] A Light-Weight Certificate-Less Public Key Cryptography Scheme Based on ECC
    Yao, Xuanxia
    Han, Xiaoguang
    Du, Xiaojiang
    2014 23RD INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND NETWORKS (ICCCN), 2014,