A light-weight neuromorphic controlling clock gating based multi-core cryptography platform

被引:0
|
作者
Dong, Pham-Khoi [1 ]
Dang, Khanh N. [2 ]
Nguyen, Duy-Anh [1 ]
Tran, Xuan-Tu [1 ]
机构
[1] Vietnam Natl Univ, Hanoi VNU, VNU Informat Technol Inst, Hanoi 123106, Vietnam
[2] Univ Aizu, Grad Sch Comp Sci & Engn, Adapt Syst Lab, Aizu Wakamatsu, Fukushima 9658580, Japan
关键词
AES; High-throughput; Multi-core; Cryptography; Spiking neural network; Neuromorphic; Brain-inspired computing; HIGH-THROUGHPUT; MANAGEMENT; ALGORITHM; INTERNET; THINGS;
D O I
10.1016/j.micpro.2024.105040
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
While speeding up cryptography tasks can be accomplished by using a multi-core architecture to parallelize computation, one of the major challenges is optimizing power consumption. In principle, depending on the computation workload, individual cores can be turned off to save power during operation. However, too few active cores may lead to computational bottlenecks. In this work, we propose a novel platform named SpikeMCryptCores: a low-power multi-core AES platform with a neuromorphic controller. The proposed SpikeMCryptCores platform is composed of multiple AES cores, each core is equipped with a clock-gating scheme for reducing its power consumption while being idle. To optimize the power consumption of the whole platform, we use a neuromorphic controller. Therefore, a comprehensive framework to generate a data set, train the neural network, and produce hardware configuration for the Spiking Neural Network (SNN), a brain-inspired computing paradigm, is also presented in this paper. Moreover, Spike-MCryptCores integrates the hardware SNN inside its architecture to support low-cost and low-latency adaptations. The results show that implemented SNN controller occupies only 2.3 % of the overall area cost while providing the ability to reduce power consumption significantly. The lightweight SNN controller model is trained and tested with up to 95 % accuracy. The maximum difference between the predicted number of cores and the ideal one from the label is one unit only. Under 24 test scenarios, a SNN controller with clock-gating helps Spike-MCryptCores reducing the power consumption by 48.6 % on the average; by 67 % for the best-case scenario, and by 39 % for the worst-case scenario.
引用
收藏
页数:15
相关论文
共 50 条
  • [21] PARALLELIZATION OF DECONVOLUTION BASED IMAGE SUPER-RESOLUTION ON MULTI-CORE CPU PLATFORM
    Sun, Zengzeng
    Jung, Cheolkon
    2014 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), 2014,
  • [22] Implementation of Cellular Phone-based Secure Light-Weight Middleware Platform for Networked RFID
    Park, Namje
    Gadh, Rajit
    2010 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS ICCE, 2010,
  • [23] Light-Weight Deep Convolutional Network-Based Approach for Recognizing Emotion on FPGA Platform
    Thuong Le-Tien
    Hanh Phan-Xuan
    Sy Nguyen-Tan
    FUTURE DATA AND SECURITY ENGINEERING (FDSE 2019), 2019, 11814 : 287 - 306
  • [24] Light-weight electrophysiology hardware and software platform for cloud-based neural recording experiments
    Voitiuk, Kateryna
    Geng, Jinghui
    Keefe, Matthew G.
    Parks, David F.
    Sanso, Sebastian E.
    Hawthorne, Nico
    Freeman, Daniel B.
    Currie, Rob
    Mostajo-Radji, Mohammed A.
    Pollen, Alex A.
    Nowakowski, Tomasz J.
    Salama, Sofie R.
    Teodorescu, Mircea
    Haussler, David
    JOURNAL OF NEURAL ENGINEERING, 2021, 18 (06)
  • [25] Light-Weight Multi-Object Detection Network Based on Inverted Residual Structure
    Liu Wanjun
    Gao Mingyue
    Qu Haicheng
    Liu Lamei
    LASER & OPTOELECTRONICS PROGRESS, 2019, 56 (22)
  • [26] A Light-Weight Hardware/Software Co-Design for Pairing-Based Cryptography with Low Power and Energy Consumption
    Salman, Ahmad
    Diehl, William
    Kaps, Jens-Peter
    2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), 2017, : 235 - 238
  • [27] Multi-source Feedback Based Light-weight Trust Mechanism for Edge Computing
    Gao, Zhipeng
    Xia, Chenxi
    Wang, Qian
    Huang, Junmeng
    Yang, Yang
    Rui, Lanlan
    2019 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2019,
  • [28] Scalable Light-Weight Integration of FPGA Based Accelerators with Chip Multi-Processors
    Lin, Zhe
    Sinha, Sharad
    Liang, Hao
    Feng, Liang
    Zhang, Wei
    IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (02): : 152 - 162
  • [29] Research on Curriculum Design of "Real-time Analysis and Design" Based on Multi-core Platform
    Li, Zhongwen
    Lv, Wuling
    PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE FOR YOUNG COMPUTER SCIENTISTS, VOLS 1-5, 2008, : 2572 - 2576
  • [30] Multi-core computing and processing platform based on CPCIe high speed bus in airborne applications
    Yu D.
    Cui X.
    Li C.
    Liu T.
    Zhou Y.
    Hangkong Xuebao/Acta Aeronautica et Astronautica Sinica, 2022, 43 (05):