OPTIMAL SORTING ALGORITHMS ON BUS-CONNECTED PROCESSOR ARRAYS

被引:0
|
作者
NAKANO, K
机构
关键词
SORTING; PARALLEL ALGORITHM; PROCESSOR ARRAY; BUS;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a parallel sorting algorithm which sorts n elements in O(n/w + n log n/p) time using p(less-than-or-equal-to n) processors arranged in a 1-dimensional grid with w (less-than-or-equal-to n1-epsilon) buses for every fixed epsilon > 0. Furthermore, it is shown that n X p elements can be sorted in O(n/w + n log n/p) time on p x p (p less-than-or-equal-to n) processors arranged in a 2-dimensional grid with w(less-than-or-equal-to n1-epsilon) buses in each column and in each row. These algorithms are optimal because their time complexities are equal to the lower bounds.
引用
收藏
页码:2008 / 2015
页数:8
相关论文
共 50 条
  • [31] SYNTHESIS OF SYSTOLIC ALGORITHMS AND PROCESSOR ARRAYS
    TURKEDJIEV, NP
    LECTURE NOTES IN COMPUTER SCIENCE, 1986, 237 : 165 - 172
  • [32] Localized algorithms for VLSI processor arrays
    Evans, DJ
    Gusev, M
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 2000, 75 (02) : 149 - 166
  • [33] CONSTANT TIME SORTING ON A PROCESSOR ARRAY WITH A RECONFIGURABLE BUS SYSTEM
    WANG, BF
    CHEN, GH
    LIN, FC
    INFORMATION PROCESSING LETTERS, 1990, 34 (04) : 187 - 192
  • [34] Optimal Sorting Algorithms for a Simplified 2D Array with Reconfigurable Pipelined Bus System
    He, Min
    Wu, Xiaolong
    Zheng, Si Qing
    Englert, Burkhard
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2010, 21 (03) : 303 - 312
  • [35] OPTIMAL RECONFIGURATION ALGORITHMS FOR REAL-TIME FAULT-TOLERANT PROCESSOR ARRAYS
    LIBESKINDHADAS, R
    SHRIVASTAVA, N
    MELHEM, RG
    LIU, CL
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1995, 6 (05) : 498 - 510
  • [36] Optimal bus sizing in migration of processor design
    Wimer, Shmuel
    Michaely, Shay
    Moiseev, Konstantin
    Kolodny, Avinoam
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (05) : 1089 - 1100
  • [37] OPTIMAL RETIMING OF REGULAR PROCESSOR ARRAYS
    KRAMMER, JG
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1990, 44 (02): : 97 - 103
  • [38] Diagnosing the interconnect of bus-connected multi-RAM systems under restricted and general fault models
    Zhao, J
    Meyer, FJ
    Lombardi, F
    RECORDS OF THE 2000 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2000, : 14 - 19
  • [39] REGULAR ITERATIVE ALGORITHMS AND THEIR IMPLEMENTATION ON PROCESSOR ARRAYS
    RAO, SK
    KAILATH, T
    PROCEEDINGS OF THE IEEE, 1988, 76 (03) : 259 - 269
  • [40] Stabilizing plug-and-play regulators and secondary coordinated control for AC islanded microgrids with bus-connected topology
    Riverso, Stefano
    Tucci, Michele
    Vasquez, Juan C.
    Guerrero, Josep M.
    Ferrari-Trecate, Giancarlo
    APPLIED ENERGY, 2018, 210 : 914 - 924