共 50 条
- [37] OPTIMAL RETIMING OF REGULAR PROCESSOR ARRAYS AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1990, 44 (02): : 97 - 103
- [38] Diagnosing the interconnect of bus-connected multi-RAM systems under restricted and general fault models RECORDS OF THE 2000 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2000, : 14 - 19