OPTIMAL SORTING ALGORITHMS ON BUS-CONNECTED PROCESSOR ARRAYS

被引：0

作者：

NAKANO, K

机构：

来源：

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES | 1993年 / E76A卷 / 11期

关键词：

SORTING; PARALLEL ALGORITHM; PROCESSOR ARRAY; BUS;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a parallel sorting algorithm which sorts n elements in O(n/w + n log n/p) time using p(less-than-or-equal-to n) processors arranged in a 1-dimensional grid with w (less-than-or-equal-to n1-epsilon) buses for every fixed epsilon > 0. Furthermore, it is shown that n X p elements can be sorted in O(n/w + n log n/p) time on p x p (p less-than-or-equal-to n) processors arranged in a 2-dimensional grid with w(less-than-or-equal-to n1-epsilon) buses in each column and in each row. These algorithms are optimal because their time complexities are equal to the lower bounds.

引用

页码：2008 / 2015

页数：8

共 50 条

[21] Ground fault protection for bus-connected generators in an interconnected 13.8 kV system
Das, J. C.
Conference Record of 2006 Annual Pulp and Paper Industry Technical Conference, 2006, : 23 - 32
[22] Parallel algorithms for generating combinatorial objects on linear processor arrays with reconfigurable bus systems
P Thangavel
Sadhana, 1997, 22 : 629 - 636
[23] Parallel algorithms for generating combinatorial objects on linear processor arrays with reconfigurable bus systems
Thangavel, P
SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 1997, 22 (5): : 629 - 636
[24] Ground fault protection for bus-connected generators in an interconnected 13.8-kV system
Das, J. C.
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2007, 43 (02) : 453 - 461
[25] SYNTHESIS OF ALGORITHMS ON PROCESSOR ARRAYS
CHEN, GH
CHERN, MS
PARALLEL COMPUTING, 1991, 17 (2-3) : 279 - 284
[26] SORTING ALGORITHMS ON TRANSPUTER ARRAYS
CHANDRA, S
JAIN, M
BASU, A
KUMAR, PS
PARALLEL COMPUTING, 1993, 19 (06) : 595 - 607
[27] An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system
He, Min
Wu, Xiaolong
Zheng, Si Qing
COMPUTERS & ELECTRICAL ENGINEERING, 2009, 35 (06) : 951 - 965
[28] A GUIDE TO SORTING ON THE MESH CONNECTED PROCESSOR ARRAY
CHLEBUS, BS
KUKAWKA, M
COMPUTERS AND ARTIFICIAL INTELLIGENCE, 1990, 9 (06): : 599 - 610
[29] CONSTANT-TIME ALGORITHMS FOR THE CHANNEL ASSIGNMENT PROBLEM ON PROCESSOR ARRAYS WITH RECONFIGURABLE BUS SYSTEMS
LIN, SS
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (07) : 884 - 890
[30] Providing the full DDF link protection for bus-connected SIEPON based system architecture
Hwang, I. -Shyan
Pakpahan, Andrew Fernando
Liem, Andrew Tanny
Nikoukar, AliAkbar
OPTICAL FIBER TECHNOLOGY, 2016, 31 : 23 - 31

← 1 2 3 4 5 →